



Data Sheet

NT3916

One-chip Driver IC with internal GRAM
for 262,144 colors 176 RGB x 220 dot TFT LCD

Version 1.0.1
2006/11/17

ABBREVIATIONS AND VOCABULARY

↑	Rising edge active
/CSX	Chip Select, active low
AM	Active Matrix
AGND	Analog ground
ASIC	Application Specific Integrated Circuit
AV	Audio-Visual Entities
AVDD	Source driver supply voltage (Driver internal analog supply voltage)
B/W	Black & White
COG	Chip On Glass
CMOS	Complementary Metal Oxide Semiconductor
CPU	Central Processing Unit
D/CX	Display Data/Command data select, Command data is active low
DE	Date Enable
DGND	Digital (Logic) ground
DIN	Data In, display side
DOUT	Data Out, display side
E	Read and Write Function in 6800 MCU I/F
EMR	Electro Magnetic Resonance
EMC	Electro Magnetic Compatibility
fps	Frame per second
FPWB	Flexible Printed Wiring Board
Hi-Z	High Impedance
HS	Horizontal Synchronization
H/W	Hardware
I/O	Input/Output pin
IC	Integrated Circuit
IBIS	Input/Output Buffer Information Specification
IDD	Analog power supply current
IDDI	Digital power supply current
I/F	Interface
Idle	8-colour mode
ISO	International Organization for Standardization
LC	Liquid Crystal
LCD	Liquid Crystal Display
LSB	Least Significant Bit
LUT	Look Up table
MCU	Micro Controller Unit
MSB	Most Significant Bit
N/A	Not Applicable
PCLK	Pixel Clock
ppi	pixels per inch
pps	points per second
PT	Product Technologies
PWB(PCB)	Printed Wiring Board (Printed Circuit Board) PWM
	Pulse Width Modulation
RAM	Random Access Memory
RDX	Read function in 8080 MCU I/F, the display start to control data bus lines when there is a <u>falling edge of the RDX</u> and the host <u>reads</u> data bus lines when there is a <u>rising edge of the RDX</u>
RESX	Reset H/W Control pin, active Low
RGB	Red, Green, Blue
RH	Relative Humidity
RT	Room Temperature
S/W	Software
SoC	Statement of Conformance

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Ta	Ambient Temperature
TBD	To Be Defined
TP	Technology Platforms
TR	Transflective LC type
TRC	Tone Rendering Curve (Gamma)
TM	Transmissive LC type
VCC	Digital power supply voltage (for Driver internal digital power supply)
VCOMAC	Command Amplitude voltage
VCOMH	Command High level voltage
VCOML	Command Low level voltage
VCII	Booster input voltage (regulator from VDD)
VCL	VCOML supply voltage
VDD	Analog (Booster) power supply voltage
VDDI	Logic (I/O) power supply voltage
VS	Vertical Synchronization
VSS	System Ground
WRX	Write function in 8080 MCU I/F, the host start to control data bus lines when there is a <u>falling edge of the WRX</u> and the display <u>reads</u> data bus lines when there is a <u>rising edge of the WRX</u>

NOVATEK CONFIDENTIAL
NO DISCLOSURE

INDEX

1 DESCRIPTION	9
2. FEATURE	9
3 BLOCK DIAGRAM	11
4.1 Power Supply Pins	12
4.2 Interface Logic pins	12
4.3 Mode Selection pins	15
4.4 Driver Output Pins	17
4.5 Miscellaneous Control Pins	17
4.6 Test Pins	18
5 FUNCTIONAL DESCRIPTION	19
5.1 MPU Interface	19
5.1.1 Interface Type Selection	19
5.1.2 8080-Series Parallel Interface (P68='0')	20
5.1.3 6800-Series Parallel Interface (P68='1')	23
5.1.4 Serial Interface	26
5.1.5 Data Transfer Pause	30
5.1.6 Data Transfer Break and Recovery	31
5.1.7 Display Module Data Transfer Modes	33
5.2 Display Data RAM	34
5.2.1 Display Data Format	35
5.2.2 RGB interface	59
5.2.3 Address Counter	64
5.2.4 Memory to Display Address Mapping	66
5.2.5 Normal Display On or Partial Mode On, Vertical Scroll Off	67
5.2.6 Vertical Scroll Mode	68
5.2.7 Tearing Effect Output Line	72
5.2.8 Color Depth Conversion Look Up Tables	76
5.3 MCU and RGB Interface Comparisons	80
5.4 Power structure	81
5.4.1 LCD Power Generation Scheme	81
5.4.2 VCI1 generate from VDD regulator	81
5.4.2 VCI1 generate from VDD regulator	82
5.4.3 VCI1 = VDD	83
5.4.4 EXTERNAL COMPONENTS CONNECTION	84
5.5 Gamma structure	85
5.5.1 Relationship between RAM Data and Output Voltages for ECB-type LCD default	

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

setting.....	85
5.5.2 Relationship between RAM Data and Output Voltages for TM-type LCD default	
setting.....	87
5.6 Power ON/OFF Sequence.....	91
5.6.1 Case 1 – RESX Line is held High or Unstable by Host at Power On.....	91
5.6.2 Case 2 – RESX Line is Held Low by Host at Power On.....	92
5.6.3 Uncontrolled Power Off.....	92
5.7 Power Level Definition.....	93
5.7.1 Power Level.....	93
5.7.2 Power Flow Chart	94
5.8 INPUT / OUTPUT PIN STATE.....	95
5.8.1 Output or Bi-directional (I/O) Pins.....	95
5.8.2 Input Pins	95
5.9 Sleep Out-Command and Self-Diagnostic Functions of the Display Module.....	96
5.9.1 Register Loading Detection	96
5.9.2 Functionality Detection.....	97
5.9.3 Chip Attachment Detection.....	98
5.9.4 Display Glass Break Detection.....	99
5.10 RGB Interface Characteristics.....	100
5.10.1 General Timing Diagram	100
5.10.2 Updating Order on Display Active Area (Normal Display Mode On + Sleep Out)	101
5.10.3 General Timings for RGB I/F	103
5.10.4 Vertical and Horizontal Timings for RGB I/F Mode 1	104
5.10.5 Vertical and Horizontal Timings for RGB I/F Mode 2.....	107
5.11 VSYNC Interface.....	112
5.12 VSYNC Interface display Data Format	116
6. COMMAND	117
6.1 System function Command List and Description	117
6.1.1 NOP (00h).....	120
6.1.2 SWRESET (01h): Software Reset	121
6.1.3 RDDID (04h): Read Display ID	122
6.1.4 RDDST (09h): Read Display Status	123
6.1.5 RDDPM (0Ah): Read Display Power Mode.....	126
6.1.6 RDDMADCTR (0Bh): Read Display MADCTR.....	127
6.1.7 RDDCOLMOD (0Ch): Read Display Pixel Format.....	128
6.1.8 RDDIM (0Dh): Read Display Image Mode.....	129
6.1.9 RDDSM (0Eh): Read Display Signal Mode.....	130
6.1.10 RDDSDR (0Fh): Read Display Self-Diagnostic Result.....	131

6.1.11 SLPIN (10h): Sleep In.....	132
6.1.12 SLPOUT (11h): Sleep Out.....	134
6.1.13 PTLON (12h): Partial Display Mode On.....	136
6.1.14 NORON (13h): Normal Display Mode On.....	137
6.1.15 INVOFF (20h): Display Inversion Off.....	138
6.1.16 INVON (21h): Display Inversion On.....	139
6.1.17 GAMSET (26h): Gamma Set.....	140
6.1.18 DISPOFF (28h): Display Off.....	141
6.1.19 DISPON (29h): Display On.....	142
6.1.20 CASET (2Ah): Column Address Set.....	144
6.1.21 RASET (2Bh): Row Address Set.....	146
6.1.22 RAMWR (2Ch): Memory Write.....	148
6.1.23 RGBSET (2Dh): Color Setting for 4K, 65K and 262K.....	150
6.1.24 RAMRD (2Eh): Memory Read.....	152
6.1.25 PTLAR (30h): Partial Area.....	153
6.1.26 SCRLAR (33h): Scroll Area.....	155
6.1.27 TEOFF (34h): Tearing Effect Line OFF.....	160
6.1.28 TEON (35h): Tearing Effect Line ON.....	161
6.1.29 MADCTR (36h): Memory Data Access Control.....	163
6.1.30 VSCSAD (37h): Vertical Scroll Start Address of RAM.....	166
6.1.31 IDMOFF (38h): Idle Mode Off.....	168
6.1.32 IDMON (39h): Idle Mode On.....	169
6.1.33 COLMOD (3Ah): Interface Pixel Format.....	171
6.1.34 RDID1 (DAh): Read ID1 Value.....	173
6.1.35 RDID2 (DBh): Read ID2 Value.....	174
6.1.36 RDID3 (DCh): Read ID3 Value.....	175
6.1.37 SRGBOFF (AAh): Separate RGB Gamma OFF.....	176
6.1.38 SRGBON (ABh): Separate RGB Gamma ON.....	177
6.1.39 VSYNCOFF (ACh): VSYNC Interface OFF.....	178
6.1.40 VSYNCON(ADh): VSYNC Interface ON.....	179
6.1.41 VSCTR1(AEh): VSYNC Interface function control 1.....	180
6.2 Panel Function Command List and Description.....	182
6.2.1 RGBCTR (B0h): RGB signal control.....	188
6.2.2 FRMCTR1 (B1h): Frame Rate Control (In normal mode/ Full colors).....	190
6.2.3 FRMCTR2 (B2h): Frame Rate Control (In Idle mode/ 8-color).....	192
6.2.4 FRMCTR3 (B3h): Frame Rate Control (In Partial mode/ full colors).....	194
6.2.5 INVCTR (B4h): Display Inversion Control.....	196
6.2.6 RGBBPCTR (B5h): RGB Interface Blanking Porch setting.....	197

6.2.7 DISSET5 (B6h): Display Function setting.....	199
6.2.8 DISSET6 (B7h): Source Driver Output Direction Control.....	201
6.2.9 DISSET7 (B8h): Gate Driver Output Direction Control.....	202
6.2.10 PWCTR1 (C0h): Power Control 1	203
6.2.11 PWCTR2 (C1h): Power Control 2	205
6.2.12 PWCTR3 (C2h): Power Control 3 (in Normal mode/ Full colors).....	206
6.2.13 PWCTR4 (C3h): Power Control 4 (in Idle mode/ 8-colors)	208
6.2.14 PWCTR5 (C4h): Power Control 5 (in Partial mode/ full-colors)	210
6.2.15 VMCTR1 (C5h): VCOM Control 1.....	212
6.2.16 VMOFCTR (C7h): VCOM Offset Control.....	214
6.2.17 RDVMOF (C8h): Read the VCOM Offset Value NV memory	216
6.2.18 WRID2 (D1h): Write ID2 Value	217
6.2.19 WRID3 (D2h): Write ID3 Value	218
6.2.20 RDID4 (D3h): Read the ID4 value	219
6.2.21 NVFCTR1 (D9h): NV Memory Function Controller 1.....	221
6.2.22 EPWRITE (DEh): MTP write command.....	222
6.2.23 EPCLR (DFh): MTP read command.....	223
6.2.24 MTP Access Sequence for Program (Data write)	224
6.2.25 MTP Access Sequence for Program (Data clear)	225
6.2.26 GMCTRP1(E0h): Gamma ('+'polarity) Correction Characteristics Setting	226
6.2.27 GMCTRN0(E1h): Gamma ('-'polarity) Correction Characteristics Setting.....	227
6.2.28 GMCTRP2(E2h): Gamma ('+'polarity) Correction Characteristics Setting	228
6.2.29 GMCTRN2(E3h): Gamma ('-'polarity) Correction Characteristics Setting.....	229
6.2.30 GMCTRP3(E4h): Gamma ('+'polarity) Correction Characteristics Setting	230
6.2.31 GMCTRN3(E5h): Gamma ('-'polarity) Correction Characteristics Setting.....	231
6.2.32 GAM_R_SEL: Gamma selection (F2h).....	232
6.3 Reset Table (Default Value).....	233
7 DRIVER ELECTRICAL CHARACTERISTIC.....	236
7.1. Absolute Maximum Ratings	236
7.2 ESD Protection Level	236
7.3 LATCH-UP PROTECTION LEVEL.....	236
7.4 Light Sensitivity	236
7.5 DC Characteristics.....	237
7.6 Power Consumption (TBD)	239
7.7 AC CHARACTERISTICS	241
7.7.1 Parallel Interface Characteristics 18, 16, 9 or 8-bits bus (8080-series MCU)	241
7.7.2 Parallel Interface Characteristics 18, 16, 9 or 8-bits bus (6800-series MCU)	243
7.7.3 Serial Interface Characteristics (3-pin Serial).....	244

7.7.4 RGB Interface Characteristics.....	245
7.7.5 Reset Input Timing.....	246
7.7.6.1 Parallel Interface Characteristics 24, 18, 16 or 8-bits bus (8080 & 6800-series MCU)	247
8 DISPLAY MODULE DEFAULT PPOSITION	250
9 EXAMPLE CONNECTION WITH PANEL DIRECTION AND DIFFERENT RESOLUTION.....	251
9.1 Application of connection with panel direction	251
9.2 Application of connection with Different resolution (GRAM → Display)	253
10 MicroProcessor Interface applications.....	254
10.1 MCU + SPI Interface Mode 1 (RCM1, RCM0 = '00', VSYNCOFF (ACH))	254
10.2 MCU + SPI Interface mode 2 (RCM1, RCM0 ="01", VSYNCOFF (ACH))	256
10.3 MCU + SPI Interface mode 2 (RCM1, RCM0 ="01", VSYNCON (ADH))	258
10.4 RGB Interface (RCM = '1x')	260
11 CHIP INFORMATION	262
11.1 Bump Information	262
11.1.1 Output Bump Dimension (Source/ Gate /Dummy)	262
11.1.2 Input Bump Dimension.....	263
11.2 Alignment Mark Information	264
11.3 Bump Location and Dimension	264
12. Pin assignment and coordinate.....	265

REVISION HISTORY

Date	Contents	Version
Oct. 14, 2005	- Preliminary Version 0.0	Ver. 0.0.0
Oct. 31 2005	-Add pin SCL and REGP(Page 11,13) -Modify pin description -Modify RGB i/f bus width set (Page 52) -Modify MCU and RGB Interface comparison (Page 68) -Modify reset table -Add VSYNC I/F (Page 98) -Add VSYNC and gamma separator register setting item	Ver. 0.0.1
Nov. 11 2005	-Modify MCU and RGB Interface comparison (Page 73) -Modify VSYNC I/F -Add SPI_CSX pin(Page 13)	Ver. 0.0.2
Nov. 14 2005	-Add display resolution -Modify chip version code (Page 168) -Modify Booster circuit Step-up cycle RC2h~RC4h (Page 186,188,190)	Ver. 0.0.3
Nov. 22 2005	-Modify some item relative to display resolution.	Ver. 0.0.4
JAN.6 2006	- Add SPI RGB read GRAM format -18-Bits Parallel Interface Set Table -Modify the booster circuit step-up cycle -Modify gamma structure -Modify test pin (Page 18) -Add pin assignment and coordinate	Ver. 0.0.5
JAN.13 2006	-Modify R09h description -Modify RC5h description	Ver. 0.0.6
JUNE.15 2006	-Gamma structure _Serial Interface Characteristics -Add 4-wire serial interface select -Modify MTP Access Sequence for Program	Ver. 0.0.7
JULY. 5 2006	-Modify 18-Bits Parallel Interface	Ver. 0.0.8
July 21 2006	- Modify MTP Access Sequence for Program	Ver. 1.0.0
Nov 17 2006	- Modify 8080-series MCU 8,9,16,18 BUS tCSH value (Page 241)	Ver. 1.0.1

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

1 DESCRIPTION

The NT3916 is one chip solution for TFT-LCD panel: source driver with built-in memory, gate driver, power IC are integrated on one chip. This IC can display to a maximum of 176-RGB x 220 -dot graphics on 262k-color TFT panel.

The NT3916 supports 18-/16-/9-/8-bit high-speed bus interface and serial peripheral interfaces (SPI). It also supplies 18-bit, 16-bit or 6-bit RGB interface for driving Video signal directly from controller. The moving picture area can be specified in internal GRAM by window function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

The NT3916 has various functions for reducing the power consumption of a LCD system: operating at low voltage (minimum 1.6V), register-controlled power-save mode, partial display mode and so on. The IC has internal GRAM to store 176-RGB x 220-dot 262k-color image and internal booster that generates the LCD driving voltage, breeder resistance and the voltage follower circuit for LCD driver.

This LSI is suitable for any medium-sized or small portable mobile solution requiring long-term driving capabilities, such as digital cellular phones supporting a web browser, bi-directional pagers, and small PDA.

2. FEATURE

- ◆ Chip size: 18.65mm * 1.05mm (include of scribe line)
- ◆ Single chip AM-TFT-LCD Controller/ driver with Display RAM.
- ◆ Display resolution: 176RGB (H) *220(V)
- ◆ Display data RAM (frame memory): 176 x 220 x 18-bits = 696960 bits
- ◆ Operation Frequency: ~10MHz
- ◆ Output:
 - 528ch source outputs (176RGB)
 - 220ch Gate outputs
 - Common electrode output
- ◆ Display mode (Color mode)
 - Full color mode (Idle mode off): 262K-colors
 - Reduce color mode (Idle mode on): 8-colors (3-bits binary mode)
- ◆ Display resolution option
 - 176 x 220 Display with 176 x 18-bits x 220 display RAM
 - 176 x 176 Display with 176 x 18-bits x 176 display RAM
 - 176 x 132 Display with 176 x 18-bits x 132 display RAM
- ◆ Different LC type option
 - TMLC type (When LCM = "01")
 - ECB LC type (When LCM = "11")
- ◆ Interface mode (Color modes on the display host interface):
 - 12-bits/Pixel: RGB= (444) using the 696k-bits frame memory and LUT.
 - 16-bits/Pixel: RGB= (565) using the 696k-bits frame memory and LUT.
 - 18-bits/Pixel: RGB= (666) using the 696k-bits frame memory and LUT.
- ◆ MCU Interface:
 - 3-pin 9 bits serial interface
 - 8-bits, 9-bits, 16-bits, 18-bits interface with 8080-series MCU
 - 8-bits, 9-bits, 16-bits, 18-bits interface with 6800-series MCU
 - 6-bits, 16-bits, 18-bits RGB interface with graphic controller
- ◆ Separate R,G,B gamma control function
- ◆ Display features
 - Area scrolling
 - Partial display mode
 - Software programmable color depth mode
- ◆ On chip


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

-
- DC/DC converter
 - Adjusted VCOM generation
 - NV Memory to store initialization register setting
 - Oscillator for display clock generation
 - Timing generation
 - 14 preset gamma curve selectable
 - Factory default value (Contrast, Module ID, Module version, etc) are stored on the display module
 - Line inversion, frame inversion
 - ◆ NV Memory
 - 7-bits for ID2
 - 8-bits for ID3
 - 7-bits for VCOM adjustment
 - ◆ Supply voltage range
 - Analog supply voltage range for VDD to AGND: 2.6V – 3.5V
 - I/O supply voltage range for VDDI to DGND: 1.6V – 3.5V
 - Internal Digital supply voltage range for VCC to DGND: **1.5V – 2.0V**
 - ◆ Output voltage levels
 - Source output voltage range for GVDD to AGND: 3.0V to 5.0V
 - Power supply for driver circuit range for AVDD to AGND: 4.75V to 5.5V
 - Common electrode output High voltage range for VCOMH to AGND: 2.5V to 5.0V
 - Common electrode output Low voltage range for VCOML to AGND: -2.5V to 0.0V
 - Positive Gate output voltage range for VGH to AGND: +10.0V to +13.5V
 - Negative Gate output voltage range for VGL to AGND: -11.5V to -9.0V
 - ◆ Lower power consumption, suitable for battery operated systems
 - CMOS compatible inputs
 - Optimized layout for COG assembly
 - Operate Temperature range: -40 °C to +85 °C

Note 1: Blank display means: Normal White display = White display, Normal Black display = Black display

Note 2. The display interface does not support any noise recovery, external temperature or light sensing circuit. It needs a copy and detailed explanation of the implementation.

3 BLOCK DIAGRAM


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

4. DRIVER IC PIN DESCRIPTION

The Abbreviation and vocabulary of pins need be fix at the further.

4.1 Power Supply Pins

Table 4.1.1: Power Supply Pins

Symbol	Name	Description
VDD	Analog voltage	Power supply for analog system and booster system
VDDI	Logic voltage	Power supply for I/O system
AGND	Analog GND	System ground for Analog and Booster system
DGND	Logic GND	System Ground for I/O system and internal digital system

4.2 Interface Logic pins

Table 4.2.1: Interface Logic Pins

Symbol	I/O	Description	
P68	I	-8080 /6800 MCU Interface mode select	
		P68 Interface mode select	
		0 8080-MCU parallel interface	
		1 6800-MCU parallel interface	
		-If not used, please fix this pin at VDDI or DGND level.	
IM2, IM1, IM0	I	-MCU Parallel interface bus and Serial interface select	
		IM2 MCU & SPI Interface mode select	
		0 SPI interface	
		1 MCU parallel interface	
		-If not used, please fix this pin at VDDI or DGND level.	
4WSPI		3-pins and 4-pins serial interface select	
		4WSPI SPI interface mode select	
		0 3-pins serial interface select	
		1 4-pins serial interface select	
		-If not used, please fix this pin at DGND level.	
RESX	I	-This signal low. will reset the device and must be applied to properly initialize the chip. -Signal is active L	
CSX	I	-Chip select input pin ("Low" enable).	
		RCM1,RCM0 IM2 Data bus format select	
		"0X" X Chip select input pin ("Low" enable)	
		RCM1,RCM0 ICM Data bus format select	
		"1X" 0 Chip select input pin ("Low" enable)	
"1X" 1 Chip select input pin ("Low" enable)			
		-This pin can be permanently fixed "Low" in MCU & SPI interface mode only.	
D/CX (SCL)	I	-Display data / Command selection pin in parallel interface.	
		RCM1,RCM0 IM2 D/CX D/CX format select	
		"00"	0 - This Pin is SPI data clock (SCL)
			1 0 Command Register from data bus
			1 1 Command parameter or Display data from data bus
			0 - CSX should be ignored (In SPI Interface)
			X 0 Command Register from data bus
			X 1 Command parameter or Display data from data bus
		"1X"	X - Not use

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

RDX (E)	I	-(RDX) Read enable in 8080-parallel interface.		
		P68	IM2	
		X	0	
		0	1	
		RDX(E) format select		
		RDX(E) should be ignored		
		(RXD) Read enable in 8080-parallel interface.		
		(E) Read/ Write operation enable pin in 6800-parallel interface.		
		-(E) Read/ Write operation enable pin in 6800-parallel interface.		
		R/WX	E	
		RDX(E) format select		
		0	↓	
		Write operation enable pin in 6800-parallel interface.		
		1	↓	
		Read operation enable pin in 6800-parallel interface.		
		-If not used, please connect to ground or VDD1 this pin		
WRX (R/WX) (SPI_DCX)	I	-(WRX) Write enable in parallel interface		
		-(R/WX) Read/Write select pin in 6800-Parallel interface		
		P68	4WSPI	
		IM2		
		RDX(E) format select		
		WRX(R/WX) should be ignored		
		SPI_DCX is used as Serial input/ output signal		
		(WRX) Write enable in 8080-parallel interface.		
		(R/WX) Read/Write operation enable pin in 6800-parallel interface.		
		-If not used, please connect to ground or VDD1 this pin		
D[17:0] D0(SDA)	I/O	-Data bus		
		RCM1,RCM0	IM2	
		Data bus format select		
		"00"	0	
		1. D[17:1] should be ignored (In SPI Interface) 2. D0 is used as Serial input/ output signal		
		D[17:0] are used for MCU interface data bus		
"01"		0		
D[17:0] should be ignored (In SPI Interface)				
D[17:0] are used for MCU interface data bus				
		RCM1,RCM0	ICM	
		Data bus format select		
		"1X"		
		0 D[17:0] are used for RGB interface data bus		
		1 D[17:0] should be ignored (In SPI Interface)		
TE	O	-Tearing effect output pin to synchronies MCU to frame writing, activated by S/W command.		
		-When this pin is not activated (TE function off), this pin is low.		
		S/W	ECTC function format	
		34h	DGND level (TE off)	
		35h	To synchronies MCU to frame writing	
		-If not used, please open this pin.		
SPI_CSX	I	-It is used as Serial interface chip select signal ("Low" enable).		
SCL	I	-It is used as Serial clock signal.		
		RCM1,RCM0	IM2	
		SCL format select		
		"00"		'x'
		Not use		
		"01"		0
Serial clock signal in SPI I/F mode.				
		1		
		SCL should be ignored (In MCU Interface)		
		RCM1,RCM0	ICM	
		SCL format select		
		"1X"		
		'x'		
		Serial clock signal in SPI I/F mode.		
		-If not used, please connect to ground or VDD1 this pin interface		
SDA	I/O	-It is used as Serial input/ output signal.		

		<table border="1"> <tr> <td>RCM1,RCM0</td> <td>IM2</td> <td>SDAL format select</td> </tr> <tr> <td>"00"</td> <td>'x'</td> <td>Not use</td> </tr> <tr> <td rowspan="2">"01"</td> <td>0</td> <td>Serial input/ output signal in serial I/F mode.</td> </tr> <tr> <td>1</td> <td>SDA should be ignored (In MCU Interface)</td> </tr> <tr> <td>RCM1,RCM0</td> <td>ICM</td> <td>SDA format select</td> </tr> <tr> <td>"1X"</td> <td>'x'</td> <td>Serial input/output signal in serial I/F mode.</td> </tr> </table> <p>-In SPI I/F -This data is input on the rising edge of the SCL signal -This data is output on the falling edge of the SCL signal -If not used, please fix this pin at VDDI or DGND level.</p>	RCM1,RCM0	IM2	SDAL format select	"00"	'x'	Not use	"01"	0	Serial input/ output signal in serial I/F mode.	1	SDA should be ignored (In MCU Interface)	RCM1,RCM0	ICM	SDA format select	"1X"	'x'	Serial input/output signal in serial I/F mode.
RCM1,RCM0	IM2	SDAL format select																	
"00"	'x'	Not use																	
"01"	0	Serial input/ output signal in serial I/F mode.																	
	1	SDA should be ignored (In MCU Interface)																	
RCM1,RCM0	ICM	SDA format select																	
"1X"	'x'	Serial input/output signal in serial I/F mode.																	
PCLK	I	<p>-Pixel clock signal in RGB I/F mode.</p> <table border="1"> <tr> <td>RCM1,RCM0</td> <td>--</td> <td>HS signal mode select</td> </tr> <tr> <td>"0x"</td> <td>'x'</td> <td>Not use</td> </tr> <tr> <td>RCM1,RCM0</td> <td>ICM</td> <td>HS signal mode select</td> </tr> <tr> <td rowspan="2">"1x"</td> <td>0</td> <td>Pixel clock signal in RBG I/F mode</td> </tr> <tr> <td>1</td> <td>This pin should be ignored (In SPI Interface)</td> </tr> </table> <p>-If not used, please fix this pin at VDDI or DGND level.</p>	RCM1,RCM0	--	HS signal mode select	"0x"	'x'	Not use	RCM1,RCM0	ICM	HS signal mode select	"1x"	0	Pixel clock signal in RBG I/F mode	1	This pin should be ignored (In SPI Interface)			
RCM1,RCM0	--	HS signal mode select																	
"0x"	'x'	Not use																	
RCM1,RCM0	ICM	HS signal mode select																	
"1x"	0	Pixel clock signal in RBG I/F mode																	
	1	This pin should be ignored (In SPI Interface)																	
VS	I	<p>-Vertical sync. Signal in RGB I/F & VSYNC I/F mode.</p> <table border="1"> <tr> <td>RCM1,RCM0</td> <td></td> <td>VS signal mode select</td> </tr> <tr> <td>"00"</td> <td></td> <td>This pin no use,fix this pin at VDDI or DGND level</td> </tr> <tr> <td>"01"</td> <td></td> <td>Vertical sync. Signal in VSYNC I/F</td> </tr> <tr> <td>RCM1,RCM0</td> <td>ICM</td> <td>VS signal mode select</td> </tr> <tr> <td rowspan="2">"1X"</td> <td>0</td> <td>Vertical sync.signal in RBG I/F</td> </tr> <tr> <td>1</td> <td>This pin should be ignored (SPI I/F)</td> </tr> </table> <p>-If not used, please fix this pin at VDDI or DGND level.</p>	RCM1,RCM0		VS signal mode select	"00"		This pin no use,fix this pin at VDDI or DGND level	"01"		Vertical sync. Signal in VSYNC I/F	RCM1,RCM0	ICM	VS signal mode select	"1X"	0	Vertical sync.signal in RBG I/F	1	This pin should be ignored (SPI I/F)
RCM1,RCM0		VS signal mode select																	
"00"		This pin no use,fix this pin at VDDI or DGND level																	
"01"		Vertical sync. Signal in VSYNC I/F																	
RCM1,RCM0	ICM	VS signal mode select																	
"1X"	0	Vertical sync.signal in RBG I/F																	
	1	This pin should be ignored (SPI I/F)																	
HS	I	<p>-Horizontal sync. Signal in RGB I/F mode.</p> <table border="1"> <tr> <td>RCM1,RCM0</td> <td>--</td> <td>HS signal mode select</td> </tr> <tr> <td>"0x"</td> <td>'x'</td> <td>Not use</td> </tr> <tr> <td>RCM1,RCM0</td> <td>ICM</td> <td>HS signal mode select</td> </tr> <tr> <td rowspan="2">"1X"</td> <td>0</td> <td>Horizontal sync.signal in RBG I/F</td> </tr> <tr> <td>1</td> <td>This pin should be ignored (SPI I/F)</td> </tr> </table> <p>-If not used, please fix this pin at VDDI or DGND level.</p>	RCM1,RCM0	--	HS signal mode select	"0x"	'x'	Not use	RCM1,RCM0	ICM	HS signal mode select	"1X"	0	Horizontal sync.signal in RBG I/F	1	This pin should be ignored (SPI I/F)			
RCM1,RCM0	--	HS signal mode select																	
"0x"	'x'	Not use																	
RCM1,RCM0	ICM	HS signal mode select																	
"1X"	0	Horizontal sync.signal in RBG I/F																	
	1	This pin should be ignored (SPI I/F)																	
DE	I	<p>-Data enable signal in RGB I/F mode.</p> <table border="1"> <tr> <td>RCM1,RCM0</td> <td>--</td> <td>HS signal mode select</td> </tr> <tr> <td>"0x"</td> <td>'X'</td> <td>Not use</td> </tr> <tr> <td>RCM1,RCM0</td> <td>ICM</td> <td>HS signal mode select</td> </tr> <tr> <td rowspan="2">"1X"</td> <td>0</td> <td>Data enable signal in RBG I/F</td> </tr> <tr> <td>1</td> <td>This pin should be ignored (SPI I/F)</td> </tr> </table> <p>-If not used, please fix this pin at VDDI or DGND level.</p>	RCM1,RCM0	--	HS signal mode select	"0x"	'X'	Not use	RCM1,RCM0	ICM	HS signal mode select	"1X"	0	Data enable signal in RBG I/F	1	This pin should be ignored (SPI I/F)			
RCM1,RCM0	--	HS signal mode select																	
"0x"	'X'	Not use																	
RCM1,RCM0	ICM	HS signal mode select																	
"1X"	0	Data enable signal in RBG I/F																	
	1	This pin should be ignored (SPI I/F)																	

Note1. If CSX is connected to ground in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.

Note2. When in 8 line parallel mode (IM1, IM0="0") then id some data or signal appears on D[15:8] then it will have no influence to the system. (D[15:8] can be connected to 1 or 0)

Note3. When CSX= 1 , there is no influence to the parallel and serial interface.

Note4. 1 = VDDI level, 0 = DGND level.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

4.3 Mode Selection pins

Table 4.3.1: Mode Selection Pins

Symbol	I/O	Description																
EXTC	I	<p>-To use extended command set (like EEPROM program), please connect this pin to VDDI. During normal operation, please open this pin. (internal Rpull-down=15KΩ)</p> <p>-EXCT='1', use extended command table (command value can be modify by external command table)</p> <p>-EXCT='0', only use default command value</p> <p>-If not used, please fix this pin at VDDI or DGND level.</p>																
GM1, GM0	I	<p>-Panel resolution selection pins.</p> <table border="1"> <thead> <tr> <th>GM</th> <th>Resolution selection</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>176RGB x 220(S1~S528 and G1~G220 output)</td> </tr> <tr> <td>01</td> <td>176RGB x 176(S1~S528 and G1~G176 output)</td> </tr> <tr> <td>10</td> <td>Reserved</td> </tr> <tr> <td>11</td> <td>176RGB x 132(S1~S528 and G1~G132 output)</td> </tr> </tbody> </table>	GM	Resolution selection	00	176RGB x 220(S1~S528 and G1~G220 output)	01	176RGB x 176(S1~S528 and G1~G176 output)	10	Reserved	11	176RGB x 132(S1~S528 and G1~G132 output)						
GM	Resolution selection																	
00	176RGB x 220(S1~S528 and G1~G220 output)																	
01	176RGB x 176(S1~S528 and G1~G176 output)																	
10	Reserved																	
11	176RGB x 132(S1~S528 and G1~G132 output)																	
LCM1, LCM0	I	<p>-Different Liquid Crystal (LC) type selection pins.</p> <table border="1"> <thead> <tr> <th>LCM1, LCM0</th> <th>LC type selection</th> </tr> </thead> <tbody> <tr> <td>00 0</td> <td>Reserved</td> </tr> <tr> <td>01 1</td> <td>TM (Transmission) LC type</td> </tr> <tr> <td>10 2</td> <td>Reserved</td> </tr> <tr> <td>11 3</td> <td>ECB LC Type (Separate RGB Gamma)</td> </tr> </tbody> </table> <p>-If not used, please fix this pin at VDDI or DGND level.</p>	LCM1, LCM0	LC type selection	00 0	Reserved	01 1	TM (Transmission) LC type	10 2	Reserved	11 3	ECB LC Type (Separate RGB Gamma)						
LCM1, LCM0	LC type selection																	
00 0	Reserved																	
01 1	TM (Transmission) LC type																	
10 2	Reserved																	
11 3	ECB LC Type (Separate RGB Gamma)																	
RCM1, RCM0	I	<p>- RGB and MCU interface mode selection pin.</p> <table border="1"> <thead> <tr> <th>RCM1,RCM0</th> <th>Resolution selection</th> </tr> </thead> <tbody> <tr> <td>00 0</td> <td>MCU interface mode (1)</td> </tr> <tr> <td>01 1</td> <td>MCU interface mode (2)</td> </tr> <tr> <td>10 2</td> <td>RGB Interface (1)</td> </tr> <tr> <td>11 3</td> <td>RGB Interface (2)</td> </tr> </tbody> </table> <p>-If not used, please fix this pin at VDDI or DGND level.</p>	RCM1,RCM0	Resolution selection	00 0	MCU interface mode (1)	01 1	MCU interface mode (2)	10 2	RGB Interface (1)	11 3	RGB Interface (2)						
RCM1,RCM0	Resolution selection																	
00 0	MCU interface mode (1)																	
01 1	MCU interface mode (2)																	
10 2	RGB Interface (1)																	
11 3	RGB Interface (2)																	
SRGB	I	<p>-RGB direction select H/W pin for Color filter default setting.</p> <table border="1"> <thead> <tr> <th>SRGB</th> <th>RGB filter order for Color filter default setting</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>S1, S2, S3 filter order = 'R', 'G', 'B'</td> </tr> <tr> <td>1</td> <td>S1, S2, S3 filter order = 'B', 'G', 'R'</td> </tr> </tbody> </table> <p>-Please refer chapter 10 for detail using</p> <p>-If not used, please fix this pin at VDDI or DGND level.</p>	SRGB	RGB filter order for Color filter default setting	0	S1, S2, S3 filter order = 'R', 'G', 'B'	1	S1, S2, S3 filter order = 'B', 'G', 'R'										
SRGB	RGB filter order for Color filter default setting																	
0	S1, S2, S3 filter order = 'R', 'G', 'B'																	
1	S1, S2, S3 filter order = 'B', 'G', 'R'																	
SMX	I	<p>-Module source output direction H/W select pin</p> <table border="1"> <thead> <tr> <th>SMX</th> <th>Module source output direction</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>S1 -> S528</td> </tr> <tr> <td>1</td> <td>S528 -> S1</td> </tr> </tbody> </table> <p>-Please refer chapter 10 for detail using</p> <p>-If not used, please fix this pin at VDDI or DGND level.</p>	SMX	Module source output direction	0	S1 -> S528	1	S528 -> S1										
SMX	Module source output direction																	
0	S1 -> S528																	
1	S528 -> S1																	
SMY	I	<p>-Module Gate output direction H/W select pin</p> <table border="1"> <thead> <tr> <th>SMY</th> <th colspan="3">Module Gate output direction</th> </tr> <tr> <td></td> <th>GM=00</th> <th>GM=01</th> <th>GM=11</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>G1 -> G220</td> <td>G1 -> G176</td> <td>G1 -> G132</td> </tr> <tr> <td>1</td> <td>G220 -> G1</td> <td>G176 -> G1</td> <td>G132 -> G1</td> </tr> </tbody> </table> <p>-Please refer chapter 10 for detail using</p> <p>-If not used, please fix this pin at VDDI or DGND level.</p>	SMY	Module Gate output direction				GM=00	GM=01	GM=11	0	G1 -> G220	G1 -> G176	G1 -> G132	1	G220 -> G1	G176 -> G1	G132 -> G1
SMY	Module Gate output direction																	
	GM=00	GM=01	GM=11															
0	G1 -> G220	G1 -> G176	G1 -> G132															
1	G220 -> G1	G176 -> G1	G132 -> G1															

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

IDM	I	-Normal mode and Idle mode control pin -Please refer RGB I/F for detail using.															
		<table border="1"> <thead> <tr> <th>IDM</th> <th>Idle mode H/W controller</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal display (can be changed to Idle mode by S/W)</td> </tr> <tr> <td>1</td> <td>Into Idle mode</td> </tr> </tbody> </table>	IDM	Idle mode H/W controller	0	Normal display (can be changed to Idle mode by S/W)	1	Into Idle mode									
		IDM	Idle mode H/W controller														
0	Normal display (can be changed to Idle mode by S/W)																
1	Into Idle mode																
-If not used, please fix this pin at VDDI or DGND level.																	
SHUT	I	-Display On/ Off H/W control pin In RGB I/F -Please refer RGB I/F for detail using.															
		<table border="1"> <thead> <tr> <th>SHUT</th> <th>Display On/Off in RGB I/F</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Display On</td> </tr> <tr> <td>1</td> <td>Display Off</td> </tr> </tbody> </table>	SHUT	Display On/Off in RGB I/F	0	Display On	1	Display Off									
		SHUT	Display On/Off in RGB I/F														
0	Display On																
1	Display Off																
-If not used, please fix this pin at VDDI or DGND level.																	
RL	I	-Source output direction H/W select pin in RGB I/F -Please refer RGB I/F for detail using.															
		<table border="1"> <thead> <tr> <th>RL</th> <th>Module source output direction</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>S1 -> S528</td> </tr> <tr> <td>1</td> <td>S528 -> S1</td> </tr> </tbody> </table>	RL	Module source output direction	0	S1 -> S528	1	S528 -> S1									
		RL	Module source output direction														
0	S1 -> S528																
1	S528 -> S1																
-If not used, please fix this pin at VDDI or DGND level.																	
TB	I	-Gate output direction H/W select pin on RGB I/F -Please refer RGB I/F for detail using. When SMY=0															
		<table border="1"> <thead> <tr> <th rowspan="2">SMY</th> <th colspan="3">Module Gate output direction</th> </tr> <tr> <th>GM=00</th> <th>GM=01</th> <th>GM=11</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>G1 -> G220</td> <td>G1 -> G176</td> <td>G1 -> G132</td> </tr> <tr> <td>1</td> <td>G220 -> G1</td> <td>G176 -> G1</td> <td>G132 -> G1</td> </tr> </tbody> </table>	SMY	Module Gate output direction			GM=00	GM=01	GM=11	0	G1 -> G220	G1 -> G176	G1 -> G132	1	G220 -> G1	G176 -> G1	G132 -> G1
		SMY		Module Gate output direction													
			GM=00	GM=01	GM=11												
		0	G1 -> G220	G1 -> G176	G1 -> G132												
		1	G220 -> G1	G176 -> G1	G132 -> G1												
When SMY=1																	
<table border="1"> <thead> <tr> <th rowspan="2">SMY</th> <th colspan="3">Module Gate output direction</th> </tr> <tr> <th>GM=00</th> <th>GM=01</th> <th>GM=11</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>G220 -> G1</td> <td>G176 -> G1</td> <td>G132 -> G1</td> </tr> <tr> <td>1</td> <td>G1 -> G220</td> <td>G1 -> G176</td> <td>G1 -> G132</td> </tr> </tbody> </table>	SMY	Module Gate output direction			GM=00	GM=01	GM=11	0	G220 -> G1	G176 -> G1	G132 -> G1	1	G1 -> G220	G1 -> G176	G1 -> G132		
SMY		Module Gate output direction															
	GM=00	GM=01	GM=11														
0	G220 -> G1	G176 -> G1	G132 -> G1														
1	G1 -> G220	G1 -> G176	G1 -> G132														
-If not used, please fix this pin at VDDI or DGND level.																	
REV	I	-Source output data polarity select H/W pin. -Please refer RGB I/F for detail using.															
		<table border="1"> <thead> <tr> <th>REV</th> <th>Source output data polarity in RGB I/F</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Data not reverse</td> </tr> <tr> <td>1</td> <td>Data reverse</td> </tr> </tbody> </table>	REV	Source output data polarity in RGB I/F	0	Data not reverse	1	Data reverse									
		REV	Source output data polarity in RGB I/F														
0	Data not reverse																
1	Data reverse																
-If not used, please fix this pin at VDDI or DGND level.																	

4.4 Driver Output Pins

Table 4.4.1: Driver output Pins

Symbol	I/O	Description
S1 to S528	O	-Source driver output pins.
G1 to G220	O	-Gate driver output pins.
VC11	I/O	-A reference voltage in step-up circuit 1. -Connect a capacitor for stabilization.
AVDD	O	-A power output pin for source driver block that is generated from power block -Output of booster 1 circuit (output of 2-times output of VC11 or VDD) -Connect a capacitor for stabilization.
VCL	O	-A power supply pin for generating VCOML. -Connect a capacitor for stabilization.
VGH	O	-Positive voltage of the Booster circuit 2 -Connect a capacitor for stabilization.
VGL	O	-Negative voltage of the Booster circuit 3 -Connect a capacitor for stabilization.
VREF	O	-Reference voltage for power block. -Connect a capacitor for stabilization.
GVDD	O	-A standard level for grayscale voltage generator -Connect a capacitor for stabilization.
VCOMH	O	-Positive voltage output of VCOM -Connect a capacitor for stabilization.
VCOML	O	-Negative voltage output of VCOM -Connect a capacitor for stabilization.
VCOM	O	-A power supply for the TFT common electrode.
C11P, C11N C12P, C12N	O	-Capacitor connecting pins for Booster circuit 1 (for AVDD)
C21P, C21N C22P, C22N C23P, C24N	O	-Capacitor connecting pins for Booster circuit 2 (for VGH, VGL, VCL)
VDDIO	O	-VDDI voltage output level for control pins using
DGND0	O	-DGND voltage output level for control pins using
VCC	O	-Power supply for internal digital system

4.5 Miscellaneous Control Pins

Table 4.5.1: Miscellaneous Control Pins

Symbol	I/O	Description
PREG	I	-Select VCC power when sleep in mode -REGP=0:When VDDI<2.0V -REGP=1:When VDDI>2.0V

4.6 Test Pins

Table 4.6.1: Driver output Pins

Symbol	I/O	Description
PADA0	O	-These test pins for display glass break detection. -If not used, please open these pins.
PADB0	I	
PADA1	O	-These test pins for chip attachment detection. -If not used, please open these pins.
PADB1	I	
PADA2	O	
PADB2	I	
PADA3	O	
PADB3	I	
PADA4	O	
PADB4	I	
Test[1]-[20]	I/O	-These test pins for Driver vender test used. -If not used, please open these pins.
DUMMYA[A]-[23] DUMMYB[1] DUMMC[1],[2]		-These pins are dummy (not have any function inside) -Can have signal traces pass through on TFT glass under the PAD.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

5 FUNCTIONAL DESCRIPTION

5.1 MPU Interface

5.1.1 Interface Type Selection

The selection of a given interfaces are done by setting P68, IM2, IM1, and IM0 pins as show in Table 5.1.1 and Table 5.1.2.

Table 5.1.1 MCU Interface Type Selection

P68	4WSPI	IM2	IM1	IM0	Interface	Read back selection
-	0	0	-	-	3-Pin Serial interface	Via the read instruction (12-bit, 16-bit and 18-bit read parameter)
-	1	0	-	-	4-Pin Serial interface	Via the read instruction (12-bit, 16-bit and 18-bit read parameter)
0	-	1	0	0	8080 MCU 8-bit Parallel	RDX strobe (8-bit read data and 8-bit read parameter)
0	-	1	0	1	8080 MCU 16-bit Parallel	RDX strobe (16-bit read data and 8-bit read parameter)
0	-	1	1	0	8080 MCU 9-bit Parallel	RDX strobe (9-bit read data and 8-bit read parameter)
0	-	1	1	1	8080 MCU 18-bit Parallel	RDX strobe (18-bit read data and 8-bit read parameter)
1	-	1	0	0	6800 MCU 8-bit Parallel	E strobe (8-bit read data and 8-bit read parameter)
1	-	1	0	1	6800 MCU 16-bit Parallel	E strobe (9-bit read data and 8-bit read parameter)
1	-	1	1	0	6800 MCU 9-bit Parallel	E strobe (16-bit read data and 8-bit read parameter)
1	-	1	1	1	6800 MCU 18-bit Parallel	E strobe (18-bit read data and 8-bit read parameter)

Table 5.1.2 Pin connection According to MCU Interface Type Selection

P68	4WSPI	IM2	IM1	IM0	Interface	RDX	WRX	D/CX	Read back selection
-	0	0	-	-	3-Pin Serial interface	Note1	Note 1	SCL	D[17:1]: Unused, D0: SDA
-	1	0	-	-	4-Pin Serial interface	Note1	Note 1	SCL	D[17:1]: Unused, D0:SDA,WRX:SPI_DCX
0	-	1	0	0	8080 MCU 8-bit Parallel	RDX	WRX	D/CX	D[17:8]: Unused, D7-D0: 8-bit Data
0	-	1	0	1	8080 MCU 16-bit Parallel	RDX	WRX	D/CX	D[17:16]: Unused, D15-D0: 16-bit Data
0	-	1	1	0	8080 MCU 9-bit Parallel	RDX	WRX	D/CX	D[17:9]: Unused, D8-D0: 9-bit Data
0	-	1	1	1	8080 MCU 18-bit Parallel	RDX	WRX	D/CX	D17-D0: 18-bit Data
1	-	1	0	0	6800 MCU 8-bit Parallel	E	WRX	RS	D[17:8]: Unused,D7-D0:8-bit Data
1	-	1	0	1	6800 MCU 16-bit Parallel	E	WRX	RS	D[17:16]: Unused, D15-D0: 16-bit Data
1	-	1	1	0	6800 MCU 9-bit Parallel	E	WRX	RS	D[17:9]: Unused,D8-D0:9-bit Data
1	-	1	1	1	6800 MCU 18-bit Parallel	E	WRX	RS	D17-D0: 18-bit Data

Note 1. Unused pins can be open, connected to DGND or VDDI level.

5.1.2 8080-Series Parallel Interface (P68='0')

The MCU uses a 11-wires 8-data parallel interface or 12-wires 9-data parallel interface or 19-wires 16-data parallel interface or 21-wires 18-data parallel interface. The chip-select CSX(active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. WRX is the parallel data write, RDX is the parallel data read and D[17:0] is parallel data.

The Graphics Controller Chip reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[17:0] bits are display RAM data or command parameters. When D/C='0', D[17:0] bits are commands.

The 6800-series bi-directional interface can be used for communication between the micro controller and LCD driver chip. The selection of this interface is done when P68 pin is low state (DGND). Interface bus width can be selected with IM2, IM1 and IM0.

The interface function of 8080-series parallel interface are given in Table5.1.2.1

Table 5.1.2.1 The function of 8080-series parallel interface

P68	IM2	IM1	IM0	Interface	D/CX	RDX	WRX	Function
0	1	0	0	8-bit Parallel	0	1	↑	Write 8-bit command (D7 to D0)
					1	1	↑	Write 8-bit display data or 8-bit parameter (D7 to D0)
					1	↑	1	Read 8-bit Display data (D7 to D0)
					1	↑	1	Read 8-bit parameter or status (D7 to D0)
0	1	0	1	16-bit Parallel	0	1	↑	Write 8-bit command (D7 to D0)
					1	1	↑	Write 16-bit display data or 8-bit parameter (D15 to D0)
					1	↑	1	Read 16-bit Display data (D15 to D0)
					1	↑	1	Read 8-bit parameter or status (D7 to D0)
0	1	1	0	9-bit Parallel	0	1	↑	Write 8-bit command (D7 to D0)
					1	1	↑	Write 9-bit display data or 8-bit parameter (D8 to D0)
					1	↑	1	Read 9-bit Display data (D8 to D0)
					1	↑	1	Read 8-bit parameter or status (D7 to D0)
0	1	1	1	18-bit Parallel	0	1	↑	Write 8-bit command (D7 to D0)
					1	1	↑	Write 18-bit display data or 8-bit parameter (D17 to D0)
					1	↑	1	Read 18-bit Display data (D17 to D0)
					1	↑	1	Read 8-bit parameter or status (D7 to D0)

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh.

Write cycle sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control (D/CX, RDX, WRX) and data signals (D[17:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (=‘0’) and vice versa it is data (=‘1’)




Fig.5.1.2.1 8080-series WRX Protocol

Note: WRX is an unsynchronized signal (It can be stopped)




Fig.5.1.2.2 8080-Series Parallel bus Protocol (Write to register or display RAM)

Read Cycle Sequence

The read cycle (RDX high-low-high sequence) means that the host reads information from display via interface. The display sends data (D[17:0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.




Fig.5.1.2.1 8080-series RDX Protocol

Note: RDX is an unsynchronized signal (It can be stopped)




Fig. 5.1.2.4 8080-Series Parallel bus protocol (Read from register or display RAM)

5.1.3 6800-Series Parallel Interface (P68='1')

The MCU uses a 11-wires 8-data parallel interface or 12-wires 9-data parallel interface or 19-wires 16-data parallel interface or 21-wires 18-data parallel interface. The chip-select CSX(active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. The R/WX is the Read/Write flag and D[17:0] is parallel data.

The Graphics Controller Chip reads the data at the falling edge of E signal when R/WX= '1' and Writes the data at the falling of the E signal when R/WX='0'. The D/CX is the data/command flag. When D/CX='1', D[17:0] bits are display RAM data or command parameters. When D/C= '0', D[17:0] bits are commands.

The 6800-series bi-directional interface can be used for communication between the micro controller and LCD driver chip. The selection of this interface is done when P68 pin is high state (VDDI). Interface bus width can be selected with IM2, IM1 and IM0.

The interface functions of 6800-series parallel interface are given in Table 5.1.3

Table 5.1.3 The function of 6800-series parallel interface

P68	IM2	IM1	IM0	Interface	D/CX	R/WX	E	Function
1	1	0	0	8-bit interface	0	0	↓	Write 8-bit command (D7 to D0)
					1	0	↓	Write 8-bit display data or 8-bit parameter (D7 to D0)
					1	1	↓	Read 8-bit display data (D7 to D0)
					1	1	↓	Read 8-bit parameter or status (D7 to D0)
1	1	0	1	16-bit interface	0	0	↓	Write 8-bit command (D7 to D0)
					1	0	↓	Write 16-bit display data or 8-bit parameter (D15 to D0)
					1	1	↓	Read 16-bit display data (D15 to D0)
					1	1	↓	Read 8-bit parameter or status (D7 to D0)
1	1	1	0	9-bit interface	0	0	↓	Write 8-bit command (D7 to D0)
					1	0	↓	Write 9-bit display data or 8-bit parameter (D8 to D0)
					1	1	↓	Read 9-bit display data (D8 to D0)
					1	1	↓	Read 8-bit parameter or status (D7 to D0)
1	1	1	1	18-bit interface	0	0	↓	Write 8-bit command (D17 to D0)
					1	0	↓	Write 18-bit display data or 8-bit parameter (D17 to D0)
					1	1	↓	Read 18-bit display data (D7 to D0)
					1	1	↓	Read 8-bit parameter or status (D7 to D0)

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh.

Write cycle sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (E low-high-low sequence) consists of 3 control (D/CX, E, R/WX) and data signals (D[17:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (= '0') and vice versa it is data (= '1').




Fig. 5.1.3.1 6800-Series Write Protocol

Note: E is an unsynchronized signal (It can be stopped)




Fig. 5.1.3.2 6800-Series parallel bus protocol, Write to register or display RAM

Read Cycle Sequence

The write cycle means that the host reads information (command or/and data) to the display via the interface. Each read cycle (E low-high-low sequence) consists of 3 control (D/CX, E, R/WX) and data signals (D[17:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (= '0') and vice versa it is data (= '1').




Fig. 5.1.3.3 6800-Series Read Protocol

Note: E is an unsynchronized signal (It can be stopped)




Fig. 5.1.3.4 6800-Series parallel bus protocol, Read data from register or display RAM

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.


3-pins Serial Interface Protocol


Fig. 5.1.4.2 3-pins Serial interface Write protocol (Write to register with control bit in transmission)



4-pins Serial Interface Protocol


Fig. 5.1.4.3 4-pins Serial interface Write protocol (Write to register with control bit in transmission)


Read Functions

The read mode of the interface means that the micro controller reads register value from the Driver. To do the micro controller first has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. After the read status command has been sent, the SDA line must be set to tri-state no later than at the falling edge of SCL of the last bit.

3- Pin Serial Protocol (for RDID1/ RDID2/ RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0 Fh command: 8- bit read)



3- Pin Serial Protocol (for RDDID command: 24- bit read)



3- Pin Serial Protocol (for RDDID command: 32- bit read)






Fig. 5.1.4.3 3-pin Serial interface Read protocol

4-pins Serial Protocol (for RDID1/ RDID2/ RDID3/ 0AH/ 0BH/ 0CH/ 0DH/ 0EH/ 0FH command: 8-bits read)



4-pins Serial Protocol (for RDID command:24-bits read)



4-pins Serial Protocol (for RDST command:32-bits read)




Fig. 5.1.4.3 3-pin Serial interface Read protocol

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.1.5 Data Transfer Pause

It will be possible when transferring a Command, Frame Memory Data or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select Line is released after a whole byte of a Frame Memory Data or Multiple Parameter Data has been completed, then DRIVER will wait and continue the Frame Memory Data or Parameter Data Transmission from the point where it was paused. If the Chip Select Line is released after a whole byte of a command has been completed, then the Display Module will receive either the command's parameters (if appropriate) or a new command when the Chip Select Line is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter

Serial Interface Pause




Fig. 5.1.5.1 Serial interface Pause Protocol (pause by CSX)




Fig. 5.1.5.2 Parallel bus Pause Protocol (paused by CSX)

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.1.6 Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then DRIVER will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been High state.

See the following example





Fig. 5.1.6.1 Serial bus protocol, write mode – interrupted by RESX

If there is a break in data transmission by CSX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then DRIVER will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example

Fig. 5.1.6.2 Serial bus protocol, write mode – interrupted by CSX



If 1, 2 or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.




Fig. 5.1.6.3 Write interrupts recovery (serial interface)

If a 2 or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters that were successfully sent are stored and the other parameter of that command remains previous value.





Fig. 5.1.6.4 Write interrupts recovery (both serial and parallel interface)

5.1.7 Display Module Data Transfer Modes

The Module has four kinds colour modes for transferring data to the display RAM. These are 8-bit colour per pixel, 12-bit colour per pixel, 16-bit colour per pixel and 18-bit colour per pixel. The data format is described for each interface. Data can be downloaded to the Frame Memory by 2 methods.


5.1.7.1 Method 1

The Image data is sent to the Frame Memory in successive Frame writes, each time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written



5.1.7.2 Method 2

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloaded.



Note:

- 1) These apply to all Data Transfer Color modes on both Serial and Parallel interfaces.
- 2) The Frame Memory can contain both odd and even number of pixels for both Methods. Only complete pixel data will be stored in the Frame Memory.

5.2 Display Data RAM

The display module has an integrated 176x220x18-bit graphic type static RAM. This 696,960-bits memory allows to store on-chip a 176xRGBx220 image with an 18-bpp resolution (262K-color).

There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.

Display Data RAM Organization




Fig. 5.2 Display Data RAM Organization

5.2.1 Display Data Format
5.2.1.1 8-Bits Parallel Interface (IM2='1', IM1, IM0= "00")

Different display data formats are available for three Colors depth supported by listed below.

- 4k Colors, RGB 4,4,4-bits input, (3Ah="03h")

- 65k Colors, RGB 5,6,5-bits input, (3Ah="05h")

- 262k Colors, RGB 6,6,6-bits input, (3Ah="06h")


Table 8.8.1.1 8-Bits Parallel Interface Set Table

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register		
	x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	0	0	2Ch		
IFPF[2:0]	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Colour		
011	3	x	x	x	x	x	x	x	x	x	R3	R2	R1	R0	G3	G2	G1	G0	4K-Colour (2-pixels/ 3-byyes)		
		x	x	x	x	x	x	x	x	x	x	B3	B2	B1	B0	R3	R2	R1		R0	
		x	x	x	x	x	x	x	x	x	x	G3	G2	G1	G0	B3	B2	B1		B0	
101	5	x	x	x	x	x	x	x	x	x	R4	R3	R2	R1	R0	G5	G4	G3	65K-Colour (1-pixels/ 2-byyes)		
		x	x	x	x	x	x	x	x	x	x	G2	G1	G0	B4	B3	B2	B1		B0	
		x	x	x	x	x	x	x	x	x	x	B5	B4	B3	B2	R5	R4	R3		R2	R1
110	6	x	x	x	x	x	x	x	x	x	G5	G4	G3	G2	G1	G0	x	x	262K-Colour (1-pixels/ 3byyes)		
		x	x	x	x	x	x	x	x	x	x	B5	B4	B3	B2	B1	B0	x		x	
		x	x	x	x	x	x	x	x	x	x	B5	B4	B3	B2	B1	B0	x		x	

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Write 8-bit data for RGB 4-4-4-bits input

There are 2 pixels (6 sub-pixels) per 3-transfer. 3AH="03h"



Note 1. The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data.

Note 2. 3-times transfer is used to transmit 1 pixel data with the 12-bits color depth information.


Note 3. '-' = Don't care - Can be set to VDDI or DGND level

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Write 8-bits data for RGB 5-6-5-bits input

There is 1 pixel (3 sub-pixels) per 2- transfer. 3AH="05h"



Note1. The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2. 2-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.


Note 3. '-' = Don't care - Can be set to VDDI or DGND level

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Write 8-bit data for RGB 6-6-6-bits input

There is 1 pixel (3 sub-pixels) per 3-transfer. 3AH="06h"



Note 1. The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2. 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.

Note 3. '-' = Don't care - Can be set to VDDI or DGND level

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.2.1.2 16-Bit Parallel Interface (IM2='1', IM1, IM0='01')

Different display data formats are available for three Colors depth supported by listed below.

- 4k Colors, RGB 4,4,4-bits input, (3AH="03h")
- 65k Colors, RGB 5,6,5-bits input, (3AH="05h")
- 262k Colors, RGB 6,6,6-bits input, (3AH="06h")


Table 8.8.2.1 16-Bits Parallel Interface Set Table

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register	
	x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	0	0	0	2Ch	
IFPF[2:0]	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Colour	
011	3	x	x	x	x	x	x	R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0	4K-Colour
101	5	x	x	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0	65K-Colour
110	6	x	x	R5	R4	R3	R2	R1	R0	x	x	G5	G4	G3	G2	G1	G0	x	x	262K-Colour (2-pixels/ 3bytes)
		x	x	B5	B4	B3	B2	B1	B0	x	x	R5	R4	R3	R2	R1	R0	x	x	
		x	x	G5	G4	G3	G2	G1	G0	x	x	B5	B4	B3	B2	B1	B0	x	x	

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Write 16-bit data for RGB 4-4-4-bits input (4k-color)

There is 1 pixel (3 sub-pixels) per 1-transfer, 12-bits/pixel. 3AH="03h"



Note1. The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data.


Note 2. 1-times transfer is used to transmit 1 pixel data with the 12-bits color depth information.

Note 3. '-' = Don't care - Can be set to VDDI or DGND level

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Write 16-bit data for RGB 5-6-5-bits input (65k-color)

 There is 1 pixel (3 sub-pixels) per 1-transfer, 16-bits/pixel. $\text{3AH} = "05h"$


Note1. The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2. 1-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.


Note 3. '-' = Don't care - Can be set to VDDI or DGND level

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Write 16-bit data for RGB 6-6-6-bits input (262k-color)

There are 2 pixels (6 sub-pixels) per 3-transfer, 18-bit/pixel 3AH="06h"



Note1. The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2. 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.

Note 3. '-' = Don't care - Can be set to VDDI or DGND level

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.2.1.3 9-Bit Parallel Interface (IM2='1', IM1, IM0='10')

Different display data formats are available for three Colors depth supported by listed below.


- 262k Colors, RGB 6,6,6-bits input, (3AH="06h")

Table 8.8.3.1 9-Bits Parallel Interface Set Table

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register	
Command	x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	0	0	2Ch	
IFPF[2:0]	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Colour	
110	6	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	G5	G4	G3	262K-Colour (1-pixels/ 2bytes)
		x	x	x	x	x	x	x	x	x	G2	G1	G0	B5	B4	B3	B2	B1	B0	

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Write 9-bit data for RGB 6-6-6-bits input (262k-color)_

 There are 2 pixels (6 sub-pixels) per 4-transfer, 18-bits/pixel. $3AH=06h$


Note 1. The data order is as follows, MSB=D8, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2. 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.

Note 3. '-' = Don't care - Can be set to '0' or '1'

5.2.1.4 18-Bit Parallel Interface (IM2='1', IM1, IM0='11')

Different display data formats are available for three Colors depth supported by listed below.

- 4k Colors, RGB 4,4,4-bits input, (3AH="03h")
- 65k Colors, RGB 5,6,5-bits input,(3AH="05h")
- 262k Colors, RGB 6,6,6-bits input, (3AH="06h")


Table 8.8.4.1 18-Bits Parallel Interface Set Table

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register	
	x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	0	0	2Ch	
IFPF[2:0]	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Colour	
011	3	x	x	x	x	x	R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0	4K-Colour	
101	5	x	x	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0	65K-Colour
110	6	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	262K-Colour

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Write 18-bits data for RGB 4-4-4-bits input (4k-color)

There is 1 pixel (3 sub-pixels) per 1-transfer, 12-bits/pixel. 3AH="03h"



Note 1. The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data.

Note 2. 1-times transfer is used to transmit 1 pixel data with the 12-bits color depth information.


Note 3. '-' = Don't care - Can be set to VDDI or DGND level

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Write 18-bits data for RGB 5-6-5-bits input (65k-color)

There is 1 pixel (3 sub-pixels) per 1-transfer, 16-bits/pixel. 3AH="05h"



Note 1. The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2. 1-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.


Note 3. '-' = Don't care - Can be set to VDDI or DGND level

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Write 18-bit data for RGB 6-6-6-bits input (262k-color)

There is 1 pixel (3 sub-pixels) per 1-transfer, 18-bit/pixel. 3AH="06h"



Note1. The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Read, Green and Blue data.

Note 2. 1-times transfer (D17 to D0) is used to transmit 1 pixel data with the 18-bit color depth information.

Note 3. '-' = Don't care - Can be set to '0' or '1'

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.2.1.5 3-pins Serial Interface


Different display data formats are available for three Colors depth supported by listed below.

- 4k Colors, RGB 4,4,4-bits input, (3AH="03h")
- 65k Colors, RGB 5,6,5-bits input,(3AH="05h")
- 262k Colors, RGB 6,6,6-bits input, (3AH="06h")

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Write data for RGB 4-4-4-bits input

3-pin 9-bit Series data protocol 3AH="03h"



Note 1. pixel data with the 12-bits color depth information

Note 2. The most significant bits are: Rx3, Gx3 and Bx3


Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Note 4. X = Don't care - Can be set to '0' or '1'

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Write data for RGB 5-6-5-bits input

3-pin 9-bit Series data protocol 3AH="05h"



Note 1. pixel data with the 16-bit color depth information

Note 2. The most significant bits are: Rx5, Gx5 and Bx5


Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Note 4. X = Don't care - Can be set to '0' or '1'

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Write data for RGB 6-6-6-bits input

3-pin 9-bit Series data protocol 3AH='06h'



Note 1. pixel data with the 18-bit color depth information

Note 2. The most significant bits are: Rx5, Gx5 and Bx5

Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Note 4. X = Don't care - Can be set to '0' or '1'

NOVATEK CONFIDENTIAL
NO DISCLOSURE

5.2.1.6 4-pins Serial Interface


Different display data formats are available for three Colors depth supported by listed below.

- 4k Colors, RGB 4,4,4-bits input, (3AH="03h")
- 65k Colors, RGB 5,6,5-bits input,(3AH="05h")
- 262k Colors, RGB 6,6,6-bits input, (3AH="06h")

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Write data for RGB 4-4-4-bits input


4-pin 8-bit Series data protocol 3AH="03h"




- Note 1. pixel data with the 12-bits color depth information
- Note 2. The most significant bits are: R_{x3}, G_{x3} and B_{x3}
- Note 3. The least significant bits are: R_{x0}, G_{x0} and B_{x0}
- Note 4. X = Don't care - Can be set to '0' or '1'

Write data for RGB 5-6-5-bits input

4-pin 8-bit Series data protocol 3AH="05h"



Look-Up Table for 65k-colors mapping (16-Bits to 18-Bits)



- Note 1. pixel data with the 16-bit color depth information
- Note 2. The most significant bits are: Rx5, Gx5 and Bx5
- Note 3. The least significant bits are: Rx0, Gx0 and Bx0
- Note 4. X = Don't care - Can be set to '0' or '1'


NOVATEK CONFIDENTIAL
NO DISCLOSURE

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Write data for RGB 6-6-6-bits input

4-pin 8-bit Series data protocol 3AH='06h'



Note 1. pixel data with the 18-bit color depth information

Note 2. The most significant bits are: R_{x5} , G_{x5} and B_{x5}

Note 3. The least significant bits are: R_{x0} , G_{x0} and B_{x0}

Note 4. X = Don't care - Can be set to '0' or '1'

NOVATEK CONFIDENTIAL
NO DISCLOSURE

5.2.1.7 MCU data read format

8-Bits Parallel Interface

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	1	0	2Eh
D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
x	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	X	X	262K-Colour (1-pixels/ 3bytes)
x	x	x	x	x	x	x	x	x	x	G5	G4	G3	G2	G1	G0	X	X	
x	x	x	x	x	x	x	x	x	x	B5	B4	B3	B2	B1	B0	X	X	

16-Bits Parallel Interface

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	1	0	2Eh
D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
x	x	R5	R4	R3	R2	R1	R0	x	x	G5	G4	G3	G2	G1	G0	x	x	262K-Colour (2-pixels/ 3bytes)
x	x	B5	B4	B3	B2	B1	B0	x	x	R5	R4	R3	R2	R1	R0	x	x	
x	x	G5	G4	G3	G2	G1	G0	x	x	B5	B4	B3	B2	B1	B0	x	x	

9-Bits Parallel Interface


D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register	
x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	1	0	2Eh	
D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color	
x	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	G5	G4	G3	262K-Colour (1-pixels/ 2bytes)
x	x	x	x	x	x	x	x	x	x	G2	G1	G0	B5	B4	B3	B2	B1	B0	

18-Bits Parallel Interface



D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	1	0	2Eh
D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	262K-Colour

2006/11/17


With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.2.1.8 SPI data read format
3-pins Serial Interface


Read Data format as below


4-pins Serial Interface


Read Data format as below



2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.2.2 RGB interface

5.2.2.1 General Description

The module uses 6, 16 and 18-bits parallel RGB interface which includes: VS, HS, DE, PCLK, D[17:0]. The interface is activated after Power On sequence (See section Power On/Off Sequence)

Pixel clock (PCLK) is running all the time without stopping and it is used to entering VS, HS, DE and D[17:0] states when there is a rising edge of the PCLK. The PCLK cannot be used as continues internal clock for other functions of the display module e.g. Sleep In-mode etc.

Vertical synchronization (VS) is used to tell when there is received a new frame of the display. This is negative ('0', low) active and its state is read to the display module by a rising edge of the PCLK signal.

Horizontal synchronization (HS) is used to tell when there is received a new line of the frame. This is negative ('0', low) active and its state is read to the display module by a rising edge of the PCLK signal.

Data Enable (DE) is used to tell when there is received a RGB information that should be transferred on the display. This is a positive ('1', high) active and its state is read to the display module by a rising edge of the PCLK signal.

D[17:0] (18-bit: R5-R0, G5-G0 and B5-B0; 16-bit: R4-R0, G5-G0 and B4-B0) are used to tell what is the information of the image that is transferred on the display (When DE='1' and there is a rising edge of PCLK). D[17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the PCLK signal.

The PCLK cycle is described in the following figure.




Fig. 5.2.2.1 PCLK cycle

Note: PCLK is an unsynchronized signal (It can be stopped).

5.2.2.2 RGB Interface Bus Width Set

All 4-kinds of bus width can be available during RGB interface mode (selected by COLMOD (3Ah) command for 8-bits, 16-bits and 18-bits data width)

VIPF[3:0]	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bus width
0101	R4	R3	R2	R1	R0	x	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0	x	16-bits data
0110	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	18-bits data
1110	x	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	x	x	6-bits data
	x	x	x	x	x	x	x	x	x	x	G5	G4	G3	G2	G1	G0	x	x	
	x	x	x	x	x	x	x	x	x	x	B5	B4	B3	B2	B1	B0	x	x	

Note 1: When VIPF[3:0]= 1110 , 6-bits data width of 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.

Note 2: Only VIPF[3:0]= 0101 , 0110 and 1110 are valid on RGB I/F, Others are invalid.

Note 3. x Don't care, but need to set VDD1 or DGND level.

5.2.2.3 RGB Interface Mode Set

Table 5.2.2.3 RGB Interface Mode Set

RGB I/F Mode	PCLK	DE	VS	HS	Video Data bus D[17:0]	Register for Blanking Porch setting	Reference clock for Display
RGB Mode 1	Used	Used	Used	Used	Used	Not Used	Internal Oscillator
RGB Mode 2	Used	Used	Used	Used	Used	Used	Internal Oscillator


There are 2-kinds of RGB mode which is selected by RCM1 & RCM0 hardware pins.

In RGB Mode 1 : (RCM1, RCM0 = "10"), writing data to frame memory is done by PCLK and Video Data Bus (D[23:0]), when DE is high state. The external synchronization signals (PCLK, VS and HS) are used for internal display signals. So, controller (host) must always transfer PCLK, VS, HS and DE signals to driver.

In RGB Mode 2 : (RCM1, RCM0 = "11"), blanking porch setting of VS and HS signals are defined by RGBBPCTR (B5h) command. DE pin is used for data making. When DE pin is high, valid data is directly stored to frame memory. In the contrast, if DE pin is low the data of frame memory will keep same status.

5.2.2.3 RGB Data color coding
18-bits/pixel Colors Order on 6-bits Data width RGB Interface (RGB 6-6-6-bits input)

There are 1 pixel (3 sub-pixels) per 3 bytes, 262K-colours, 3AH="F0h"



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit7, LSB=Bit0 for Red, Green and Blue data. (3-transfer data one pixel)


Note 2: '-' Don't care, but need to set VDDI or DGND level.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

16-bits/pixel Colors Order on the 16-bits Data width RGB Interface (RGB 5-6-5-bits input)

There are 1 pixel (3 sub-pixels) per 1 bytes, 65K-colours, 3AH="50h"



Note 1: The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit5, LSB=Bit0 for Green data and MSB=Bit4, LSB=Bit0 for Red and Blue data.


Note 2: '-' Don't care, but need to set VDDI or DGND level.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

18-bits/pixel Colors Order on the 18-bits Data width RGB Interface (RGB 6-6-6-bits input)

There are 1 pixel (3 sub-pixels) per 1 bytes, 262K-colours, 3AH="60h"



Note 1: The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit5, LSB=Bit0 for Red, Green and Blue data.

Note 2: '-' Don't care, but need to set VDDI or DGND level.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.2.3 Address Counter

The address counter sets the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected (RGB 6-6-6-bit), according to the data formats. As soon as this pixel-data information is complete the “Write access” is activated on the RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=176 (AFh) and Y=0 to Y=220 (DBh). Addresses outside these ranges are not allowed. Before writing to the RAM a window must be defined into which will be written. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=176 (AFh), YE=220 (DBh).

















In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS).

For flexibility in handling a wide variety of display architectures, the commands “CASET, RASET” and “MADCTR” (see section 9 command list), define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Fig. 5.2.3 show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data must be rewritten to the display RAM.

For each image condition, the controls for the column and row counters apply as Fig. 8.2.3 below:

Condition	Column Counter	Row Counter
When RAMWR/RAMRD command is accepted	Return to “Start Column (XS)”	Return to “Start Row (YS)”
Complete Pixel Read / Write action	Increment by 1	No change
The Column counter value is larger than “End Column (XE)”	Return to “Start Column (XS)”	Increment by 1
The Column counter value is larger than “End Column (XE)” and the Row counter value is larger than “End Row (YE)”	Return to “Start Column (XS)”	Return to “Start Row (YS)”

Fig. 5.2.3 Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)


Display Data Direction	MADCTR Parameter			Image in the Host (MPU)	Image in the Driver (DDRAM)
	MV	MX	MY		
Normal	0	0	0		 <p>HW position(0,0) →</p> <p>X-Y address (0,0) X: CASET Y: RASET</p>
Y-Mirror	0	0	1		 <p>HW position(0,0) →</p> <p>X-Y address (0,0) X: CASET Y: RASET</p>
X-Mirror	0	1	0		 <p>HW position(0,0) →</p> <p>X-Y address (0,0) X: CASET Y: RASET</p>
X-Mirror Y-Mirror	0	1	1		 <p>HW position(0,0) →</p> <p>X-Y address (0,0) X: CASET Y: RASET</p>
X-Y Exchange	1	0	0		 <p>HW position(0,0) →</p> <p>X-Y address (0,0) X: CASET Y: RASET</p>
X-Y Exchange Y-Mirror	1	0	1		 <p>HW position(0,0) →</p> <p>X-Y address (0,0) X: CASET Y: RASET</p>
X-Y Exchange X-Mirror	1	1	0		 <p>HW position(0,0) →</p> <p>X-Y address (0,0) X: CASET Y: RASET</p>
X-Y Exchange X-Mirror Y-Mirror	1	1	1		 <p>HW position(0,0) →</p> <p>X-Y address (0,0) X: CASET Y: RASET</p>

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.2.4 Memory to Display Address Mapping

When using 176RGB x 220 resolution (SMX=SMY=SRGB='0')




Gate Out	Source Out	S1 S2 S3 S 4 S 5 S 6						---	S523 S524 S525 S526 S527 S528						SA		
		RA		RGB=0		RGB=1			RGB Order	RGB=0		RGB=1		ML=0	ML=1		
		MY=0	MY=1	R0	G0	B0	R1			G1	B1	R175	G175	B175	R176	G176	B176
1	1	220	R0	G0	B0	R1	G1	B1	---	R175	G175	B175	R176	G176	B176	1	220
2	2	219							---							2	219
3	3	218							---							3	218
4	4	217							---							4	217
5	5	216							---							5	216
6	6	215							---							6	215
7	7	214							---							7	214
8	8	213							---							8	213
9	9	212							---							9	212
10	10	211							---							10	211
11	11	210							---							11	210
12	12	209							---							12	209
...	---
...	---
...	---
...	---
...	---
...	---
213	213	8							---							213	8
214	214	7							---							214	7
215	215	6							---							215	6
216	216	5							---							216	5
217	217	4							---							217	4
218	218	3							---							218	3
219	219	2							---							219	2
220	220	1							---							220	1
CA	MX=0		1		2		---			175		176					
	MX=1		176		175		---			2		1					

Note
RA = Row Address,
CA = Column Address
SA = Scan Address
MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command
MY = Mirror Y-axis (Column address direction parameter), D7 parameter of MADCTL command
ML = Scan direction parameter, D4 parameter of MADCTL command
RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command

5.2.5 Normal Display On or Partial Mode On, Vertical Scroll Off

In this mode, contents of the frame memory within an area where column pointer is 00h to AFh and page pointer is 00h to DBh is displayed.

To display a dot on left most top corner, store the dot data at (column pointer, row pointer) = (0, 0).



5.2.6 Vertical Scroll Mode

5.2.6.1 Scrolling

There is vertical scrolling, which are determined by the commands “Vertical Scrolling Definition” (33h) and “Vertical Scrolling Start Address” (37h).





Fig. 5.2.6.1 Difference between Scrolling and original


1). Example 1

TFA=2, VSA=218, BFA=0, when MADCTL Bit B4=0



2). Example 2

TFA=2, VSA=216, BFA=2, when MADCTL Bit B4=0




2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

3). Example 3

TFA =2, VSA=216, BFA=2, when MADCTL Bit B4=0



Note: When Vertical Scrolling Definition Parameter (TFA+VSA+BFA) ≠220, Scrolling Mode is undefined.

NOVATEK CONFIDENTIAL
 NO DISCLOSURE

5.2.6.2 Vertical Scroll Example


There are 2 types of vertical scrolling, which are determined by the commands “Vertical Scrolling Definition” (33h) and “Vertical Scrolling Start Address” (37h).

Case 1: $TFA + VSA + BFA < 220$



N/A. Do not set $TFA + VSA + BFA < 220$. In that case, unless unexpected picture will be shown.

Case 2: $TFA + VSA + BFA = 220$ (Scrolling)

Example1) When MADCTR parameter ML="0", TFA=0, VSA=220, BFA=0 and VSCSAD=40.



Example2) When MADCTR parameter ML="1", TFA=30, VSA=190, BFA=0 and VSCSAD=80.




NOVATEK CONFIDENTIAL
NO DISCLOSURE

5.2.7 Tearing Effect Output Line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

5.2.7.1 Tearing Effect Line Modes


Mode 1, the Tearing Effect Output signal consists of V-Blanking Information only:



t_{vdh} = The LCD display is not updated from the Frame Memory


t_{vdl} = The LCD display is updated from the Frame Memory (except Invisible Line – see below)

Mode 2, the Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 220 H-sync pulses per field.



t_{hdh} = The LCD display is not updated from the Frame Memory

t_{hdl} = The LCD display is updated from the Frame Memory (except Invisible Line – see above)



Note: During Sleep In Mode, the Tearing Output Pin is active Low.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.2.7.2 Tearing Effect Line Timing

The Tearing Effect signal is described below:




Table 5.2.7.2 AC characteristics of Tearing Effect Signal
Idle Mode Off (Frame Rate = 60.5 Hz)

Symbol	Parameter	min	max	unit	description
t _{vdl}	Vertical Timing Low Duration	13	-	ms	
t _{vdh}	Vertical Timing High Duration	1000	-	μs	
t _{hdl}	Horizontal Timing Low Duration	33	-	μs	
t _{hdh}	Horizontal Timing High Duration	25	500	μs	

NOTE: The timings in Table 5.2.7.2 apply when MADCTR ML=0 and ML=1

The signal's rise and fall times (t_f, t_r) are stipulated to be equal to or less than 15ns.






Fig. 7.1.2 Rising and Falling timing for Input and Output signal


The Tearing Effect Output Line is fed back to the MPU and should be used as shown below to avoid Tearing Effect:

5.2.7.3 Example 1: MPU Write is faster than panel read.



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:

NOVATEK CONFIDENTIAL
NO DISCLOSURE



5.2.7.4 Example 2: MPU Write is Slower than panel read.


The MPU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer “catches” the MPU to Frame memory write position.



5.2.8 Color Depth Conversion Look Up Tables
4096 and 65536 Color to 262,144 Color

(After H/W reset or Power ON, the default value is RGB 5-6-5 to RGB 6-6-6)

Color	Look Up Table Outputs Frame Memory Data (6-bit)	Default value after H/W Reset	RGBSET parameter	Look Up Table Input Data	
				4k Color	65k Color
RED	R005 R004 R003 R002 R001 R000	000000	1	0000	00000
	R015 R014 R013 R012 R011 R010	000011	2	0001	00001
	R025 R024 R023 R022 R021 R020	000101	3	0010	00010
	R035 R034 R033 R032 R031 R030	000111	4	0011	00011
	R045 R044 R043 R042 R041 R040	001001	5	0100	00100
	R055 R054 R053 R052 R051 R050	001011	6	0101	00101
	R065 R064 R063 R062 R061 R060	001101	7	0110	00110
	R075 R074 R073 R072 R071 R070	001111	8	0111	00111
	R085 R084 R083 R082 R081 R080	010001	9	1000	01000
	R095 R094 R093 R092 R091 R090	010011	10	1001	01001
	R105 R104 R103 R102 R101 R100	010101	11	1010	01010
	R115 R114 R113 R112 R111 R110	010111	12	1011	01011
	R125 R124 R123 R122 R121 R120	011001	13	1100	01100
	R135 R134 R133 R132 R131 R130	011011	14	1101	01101
	R145 R144 R143 R142 R141 R140	011101	15	1110	01110
	R155 R154 R153 R152 R151 R150	011111	16	1111	01111
	R165 R164 R163 R162 R161 R160	100001	17	Not Used	10000
	R175 R174 R173 R172 R171 R170	100011	18	Used	10001
	R185 R184 R183 R182 R181 R180	100101	19		10010
	R195 R194 R193 R192 R191 R190	100111	20		10011
	R205 R204 R203 R202 R201 R200	101001	21		10100
	R215 R214 R213 R212 R211 R210	101011	22		10101
	R225 R224 R223 R222 R221 R220	101101	23		10110
	R235 R234 R233 R232 R231 R230	101111	24		10111
	R245 R244 R243 R242 R241 R240	110001	25		11000
	R255 R254 R253 R252 R251 R250	110011	26		11001
	R265 R264 R263 R262 R261 R260	110101	27		11010
	R275 R274 R273 R272 R271 R270	110111	28		11011
	R285 R284 R283 R282 R281 R280	111001	29		11100
	R295 R294 R293 R292 R291 R290	111011	30		11101
	R305 R304 R303 R302 R301 R300	111101	31		11110
	R315 R314 R313 R312 R311 R310	111111	32		11111

Color	Look Up Table Outputs Frame Memory Data (6-bit)	Default value after H/W Reset	RGBSET parameter	Look Up Table Input Data	
				4k Color	65K Color
GREEN	G005 G004 G003 G002 G001 G000	000000	33	0000	000000
	G015 G014 G013 G012 G011 G010	000001	34	0001	000001
	G025 G024 G023 G022 G021 G020	000010	35	0010	000010
	G035 G034 G033 G032 G031 G030	000011	36	0011	000011
	G045 G044 G043 G042 G041 G040	000100	37	0100	000100
	G055 G054 G053 G052 G051 G050	000101	38	0101	000101
	G065 G064 G063 G062 G061 G060	000110	39	0110	000110
	G075 G074 G073 G072 G071 G070	000111	40	0111	000111
	G085 G084 G083 G082 G081 G080	001000	41	1000	001000
	G095 G094 G093 G092 G091 G090	001001	42	1001	001001
	G105 G104 G103 G102 G101 G100	001010	43	1010	001010
	G115 G114 G113 G112 G111 G110	001011	44	1011	001011
	G125 G124 G123 G122 G121 G120	001100	45	1100	001100
	G135 G134 G133 G132 G131 G130	001101	46	1101	001101
	G145 G144 G143 G142 G141 G140	001110	47	1110	001110
	G155 G154 G153 G152 G151 G150	001111	48	1111	001111
	G165 G164 G163 G162 G161 G160	010000	49	Not Used	010000
	G175 G174 G173 G172 G171 G170	010001	50		010001
	G185 G184 G183 G182 G181 G180	010010	51		010010
	G195 G194 G193 G192 G191 G190	010011	52		010011
	G205 G204 G203 G202 G201 G200	010100	53		010100
	G215 G214 G213 G212 G211 G210	010101	54		010101
	G225 G224 G223 G222 G221 G220	010110	55		010110
	G235 G234 G233 G232 G231 G230	010111	56		010111
	G245 G244 G243 G242 G241 G240	011000	57		011000
	G255 G254 G253 G252 G251 G250	011001	58		011001
	G265 G264 G263 G262 G261 G260	011010	59		011010
	G275 G274 G273 G272 G271 G270	011011	60		011011
	G285 G284 G283 G282 G281 G280	011100	61		011100
	G295 G294 G293 G292 G291 G290	011101	62		011101
	G305 G304 G303 G302 G301 G300	011110	63		011110
	G315 G314 G313 G312 G311 G310	011111	64		011111

Color	Look Up Table Outputs Frame Memory Data (6-bit)	Default value after H/W Reset	RGBSET parameter	Look Up Table Input Data	
				4k Color	65K Color
GREEN	G325 G324 G323 G322 G321 G320	100000	65	Not Used	100000
	G335 G334 G333 G332 G331 G330	100001	66		100001
	G345 G344 G343 G342 G341 G340	100010	67		100010
	G355 G354 G353 G352 G351 G350	100011	68		100011
	G365 G364 G363 G362 G361 G360	100100	69		100100
	G375 G374 G373 G372 G371 G370	100101	70		100101
	G385 G384 G383 G382 G381 G380	100110	71		100110
	G395 G394 G393 G392 G391 G390	100111	72		100111
	G405 G404 G403 G402 G401 G400	101000	73		101000
	G415 G414 G413 G412 G411 G410	101001	74		101001
	G425 G424 G423 G422 G421 G420	101010	75		101010
	G435 G434 G433 G432 G431 G430	101011	76		101011
	G445 G444 G443 G442 G441 G440	101100	77		101100
	G455 G454 G453 G452 G451 G450	101101	78		101101
	G465 G464 G463 G462 G461 G460	101110	79		101110
	G475 G474 G473 G472 G471 G470	101111	80		101111
	G485 G484 G483 G482 G481 G480	110000	81		110000
	G495 G494 G493 G492 G491 G490	110001	82		110001
	G505 G504 G503 G502 G501 G500	110010	83		110010
	G515 G514 G513 G512 G511 G510	110011	84		110011
	G525 G524 G523 G522 G521 G520	110100	85		110100
	G535 G534 G533 G532 G531 G530	110101	86		110101
	G545 G544 G543 G542 G541 G540	110110	87		110110
	G555 G554 G553 G552 G551 G550	110111	88		110111
	G565 G564 G563 G562 G561 G560	111000	89		111000
	G575 G574 G573 G572 G571 G570	111001	90		111001
	G585 G584 G583 G582 G581 G580	111010	91		111010
	G595 G594 G593 G592 G591 G590	111011	92		111011
	G605 G604 G603 G602 G601 G600	111100	93		111100
	G615 G614 G613 G612 G611 G610	111101	94		111101
	G625 G624 G623 G622 G621 G620	111110	95		111110
	G635 G634 G633 G632 G631 G630	111111	96		111111

Color	Look Up Table Outputs Frame Memory Data (6-bit)	Default value after H/W Reset	RGBSET parameter	Look Up Table Input Data	
				4k Color	65K Color
BULE	B005 B004 B003 B002 B001 B000	000000	97	0000	00000
	B015 B014 B013 B012 B011 B010	000011	98	0001	00001
	B025 B024 B023 B022 B021 B020	000101	99	0010	00010
	B035 B034 B033 B032 B031 B030	000111	100	0011	00011
	B045 B044 B043 B042 B041 B040	001001	101	0100	00100
	B055 B054 B053 B052 B051 B050	001011	102	0101	00101
	B065 B064 B063 B062 B061 B060	001101	103	0110	00110
	B075 B074 B073 B072 B071 B070	001111	104	0111	00111
	B085 B084 B083 B082 B081 B080	010001	105	1000	01000
	B095 B094 B093 B092 B091 B090	010011	106	1001	01001
	B105 B104 B103 B102 B101 B100	010101	107	1010	01010
	B115 B114 B113 B112 B111 B110	010111	108	1011	01011
	B125 B124 B123 B122 B121 B120	011001	109	1100	01100
	B135 B134 B133 B132 B131 B130	011011	110	1101	01101
	B145 B144 B143 B142 B141 B140	011101	111	1110	01110
	B155 B154 B153 B152 B151 B150	011111	112	1111	01111
	B165 B164 B163 B162 B161 B160	100001	113	Not Used	10000
	B175 B174 B173 B172 B171 B170	100011	114		10001
	B185 B184 B183 B182 B181 B180	100101	115		10010
	B195 B194 B193 B192 B191 B190	100111	116		10011
	B205 B204 B203 B202 B201 B200	101001	117		10100
	B215 B214 B213 B212 B211 B210	101011	118		10101
	B225 B224 B223 B222 B221 B220	101101	119		10110
	B235 B234 B233 B232 B231 B230	101111	120		10111
	B245 B244 B243 B242 B241 B240	110001	121		11000
	B255 B254 B253 B252 B251 B250	110011	122		11001
	B265 B264 B263 B262 B261 B260	110101	123		11010
	B275 B274 B273 B272 B271 B270	110111	124		11011
	B285 B284 B283 B282 B281 B280	111001	125		11100
	B295 B294 B293 B292 B291 B290	111011	126		11101
B305 B304 B303 B302 B301 B300	111101	127		11110	
B315 B314 B313 B312 B311 B310	111111	128		11111	

5.3 MCU and RGB Interface Comparisons

Function	RCM1, RCM0				RCM1, RCM0			
	"00"		"01"		"10"		"11"	
Mode selection 1	8080/ 6800 I/F + SPI I/F				RGB I/F + SPI I/F			
	MCU Mode 1		MCU Mode 2		RGB Mode 1		RGB Mode 2	
Mode selection 2	IM2='1'	IM2='0'	IM2='1'	IM2='0'	ICM='0'	ICM='1'	ICM='0'	ICM='1'
	8080/ 6800 I/F	SPI I/F	8080/ 6800 I/F	SPI I/F	RGB-1 I/F + SPI I/F		RGB-2 I/F + SPI I/F	
Motion /Still	Motion or	Still	Motion or	Still	Motion or	Still	Motion or Still	Still
Input data	D[17:0]	D0(SDA)	D[17:0]	SDA H/W pin	D[17:0]	SDA H/W pin	D[17:0]	SDA H/W pin
Input signal	WRX (R/WX),	WRX=SPI_DCX D/CX = SCL	WRX (R/WX),	WRX=SPI_DCX SCL H/W pin	PCLK	WRX=SPI_DCX D/CX = SCL	PCLK	WRX=SPI_DCX D/CX = SCL
	CSX	CSX	CSX	SPI_CSX	VS, HS, DE	CSX	VS, HS, DE	CSX
GRAM Write	Refer WRX	Refer SCL	Refer WRX	Refer SCL	Refer PCLK	Refer SCL	Refer PCLK	Refer SCL
GRAM Read	Refer Internal Oscillator				Refer PCLK	Refer Internal	Refer PCLK	Refer Internal
Command setting	D[7:0]	D0(SDA)	D[7:0]	SDA H/W pin	SDA H/W pin	SDA H/W pin	SDA H/W pin	SDA H/W pin
SMX, SMY,	If those register not change, those H/W pins are always valid. If those registers be changed, should be follow registers setting.							
VSYNC Function	Default off		Default on		-Don't care in this mode.			
TE	Default off		Default on		Default off			
Normal / Partial	-By command setting							
Idle Mode	-By command setting					-By IDM H/W pin		
Display On/Off	-Don't care in this mode, but should be set to VDDI or DGND					-By SHUT H/W pin		
Data inverter						-By REV H/W pin		
DE H/W pin					-The data latched by rising edge		-When DE='0' area, the data of	
RL H/W pin	-Don't care in this mode. But should be set to VDDI or DGND.				-Don't care in this mode, but		-By H/W pin	
TB H/W pin					should be set to VDDI or		-No commands conflict	
Blanking porch	-Don't care in this mode.				-Control by DE signal		-Control by RGBBPCTR (B5h)	
Colors format	-Control by IFPF[2:0] of COLMOD(3Ah)				-Control by VIPF[3:0] of COLMOD(3Ah)			

Note 1: RCM1 and RCM0 are H/W setting pins.

Note 2: In RGB + SPI I/F (RCM="1x"), VS, HS, DE, PCLK and D[17:0] are Hi-Z by Driver and can be stop for Host, when ICM='1'.

Note 3: In RGB + SPI I/F (RCM="1x"), the data deliver via GRAM

Note 4: When Power on Driver IC should be detect SMX, SMY, SRGB H/W setting


Note 5: When Power on Driver IC should be detect RCM1, RCM0 H/W setting and get into the I/F mode.

Note 6: When Power on Driver IC should be detect LCM1, LCM0 H/W setting and get into the setting mode.

Note 7: When Power on Driver IC should be detect GM1, GM0 H/W setting and get into the setting mode.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.4 Power structure
5.4.1 LCD Power Generation Scheme

Remark

1. AVDD supply to all power source (exclude VGH, VGL)
2. Source output range: 0.1V ~ AVDD-0.1V
3. Linear Range: 0.2V ~ AVDD-0.2V
(For all output voltage, but exclude VGH, VGL)
4. Above operating voltages is min range.
5. When VCI1=2.5V, the AVDD=4.75V (Min)

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.


5.4.2 VCI1 generate from VDD regulator


Fig 5.4.2 Power Booster Structure (1)

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.4.3 VCI1 = VDD




Fig 5.4.3 Power Booster Structure (2) VCI1=VDD

Note: In this case, external power $VDD \leq VCI1$ setting value.

5.4.4 EXTERNAL COMPONENTS CONNECTION

Pad Name	Connection	Rated (Min)Voltage	Typical capacitance value
VDDI	VDDI (Logic Power)		
VDD	VDD (Analog Power)		
VCC	Connect to Capacitor (Max 2V): VCC ----- ----- GND	5.0V	1.0 uF
VCI1	Connect to Capacitor (Max 2.75V): VCI1 ----- ----- GND	5.0V	1.0 uF
AGND	Analog ground (Connect to GND)		
DGND	Digital ground (Connect to GND)		
C23P, C23N	Connect to Capacitor: C23P ----- -----C23N	6.0V	1.0 uF
C22P, C22N	Connect to Capacitor: C22P ----- -----C22N	6.0V	1.0 uF
C21P, C22N	Connect to Capacitor: C21P ----- -----C21N	6.0V	1.0 uF
C12P, C12N	Connect to Capacitor: C12P ----- -----C12N	6.0V	1.0 uF
C11P, C11N	Connect to Capacitor: C11P ----- -----C11N	6.0V	1.0 uF
AVDD	Connect to Capacitor: AVDD ----- ----- GND	6.0V	2.2 uF
VGH	Connect to Capacitor: VGH ----- ----- GND	18.0V	0.1 uF
VGL	Connect to Capacitor: VGL ----- ----- GND	16.0V	0.1 uF
VCL	Connect to Capacitor: VCL ----- ----- GND	5.0V	1.0 uF
VREF	Connect to Capacitor: VREF ----- ----- GND	6.0V	1.0 uF
GVDD	Connect to Capacitor: GVDD ----- ----- GND	6.0V	1.0 uF
VCOMH	Connect to Capacitor: VCOMH----- ----- GND	6.0V	1.0 uF
VCOML	Connect to Capacitor: VCOML ----- ----- GND	5.0V	1.0 uF
VGL	Connect to Schottky diode: VGL -----▶ ----- GND	30V	Schottky diode VF<=0.4V at 20mA VR >=30V

NOVATEK
NO DISCLOSURE

5.5 Gamma structure
5.5.1 Relationship between RAM Data and Output Voltages for ECB-type LCD default setting.

Data (Hex)	Output Voltage (LCM=11, ECB-type)									
	VCOM = Low					VCOM = High				
	Gamma	2.2				Gamma	2.2			
R		G	B	Gray	R		G	B	Gray	
0	V0+	4.550	4.550	4.550	4.550	V0-	0.276	0.313	0.282	0.315
1	V1+	4.453	4.458	4.550	4.424	V1-	0.379	0.382	0.317	0.455
2	V2+	4.340	4.346	4.441	4.318	V2-	0.495	0.494	0.421	0.558
3	V3+	4.219	4.226	4.324	4.203	V3-	0.619	0.614	0.532	0.668
4	V4+	4.089	4.097	4.198	4.081	V4-	0.753	0.743	0.652	0.787
5	V5+	3.967	3.976	4.080	3.967	V5-	0.877	0.863	0.763	0.898
6	V6+	3.855	3.865	3.971	3.861	V6-	0.993	0.975	0.867	1.000
7	V7+	3.751	3.762	3.871	3.763	V7-	1.100	1.078	0.963	1.095
8	V8+	3.646	3.658	3.770	3.665	V8-	1.206	1.181	1.058	1.190
9	V9+	3.555	3.567	3.678	3.572	V9-	1.296	1.271	1.150	1.285
0A	V10+	3.463	3.476	3.587	3.478	V10-	1.386	1.361	1.241	1.380
0B	V11+	3.380	3.394	3.503	3.393	V11-	1.467	1.444	1.325	1.467
0C	V12+	3.305	3.319	3.428	3.316	V12-	1.540	1.517	1.400	1.545
0D	V13+	3.238	3.253	3.362	3.248	V13-	1.605	1.583	1.466	1.614
0E	V14+	3.180	3.195	3.303	3.189	V14-	1.663	1.640	1.525	1.675
0F	V15+	3.121	3.137	3.245	3.129	V15-	1.720	1.698	1.583	1.735
10	V16+	3.071	3.087	3.195	3.078	V16-	1.768	1.747	1.633	1.787
11	V17+	3.021	3.038	3.145	3.027	V17-	1.817	1.796	1.683	1.839
12	V18+	2.971	2.988	3.095	2.976	V18-	1.866	1.846	1.733	1.891
13	V19+	2.930	2.947	3.053	2.934	V19-	1.907	1.887	1.775	1.934
14	V20+	2.888	2.905	3.012	2.891	V20-	1.948	1.928	1.816	1.978
15	V21+	2.853	2.869	2.974	2.852	V21-	1.985	1.963	1.855	2.015
16	V22+	2.818	2.832	2.936	2.813	V22-	2.022	1.999	1.893	2.053
17	V23+	2.783	2.796	2.898	2.774	V23-	2.059	2.035	1.931	2.091
18	V24+	2.748	2.759	2.860	2.735	V24-	2.097	2.071	1.969	2.129
19	V25+	2.713	2.723	2.822	2.696	V25-	2.134	2.107	2.007	2.167
1A	V26+	2.686	2.694	2.791	2.669	V26-	2.164	2.135	2.038	2.197
1B	V27+	2.658	2.665	2.761	2.635	V27-	2.194	2.164	2.068	2.228
1C	V28+	2.630	2.636	2.731	2.602	V28-	2.224	2.193	2.099	2.258
1D	V29+	2.602	2.606	2.700	2.571	V29-	2.254	2.221	2.130	2.288
1E	V30+	2.574	2.577	2.670	2.539	V30-	2.283	2.250	2.160	2.318
1F	V31+	2.546	2.548	2.640	2.508	V31-	2.313	2.279	2.191	2.349
20	V32+	2.518	2.519	2.609	2.477	V32-	2.343	2.307	2.221	2.379
21	V33+	2.490	2.490	2.579	2.446	V33-	2.373	2.336	2.252	2.409
22	V34+	2.462	2.461	2.548	2.414	V34-	2.403	2.365	2.282	2.440
23	V35+	2.434	2.431	2.518	2.383	V35-	2.433	2.393	2.313	2.470
24	V36+	2.406	2.402	2.488	2.352	V36-	2.462	2.422	2.343	2.500
25	V37+	2.378	2.373	2.457	2.320	V37-	2.492	2.450	2.374	2.531
26	V38+	2.350	2.344	2.427	2.289	V38-	2.522	2.479	2.404	2.561
27	V39+	2.322	2.315	2.397	2.258	V39-	2.552	2.508	2.435	2.591
28	V40+	2.294	2.286	2.366	2.227	V40-	2.582	2.536	2.466	2.622
29	V41+	2.266	2.256	2.336	2.195	V41-	2.612	2.565	2.496	2.652
2A	V42+	2.238	2.227	2.305	2.164	V42-	2.642	2.594	2.527	2.682
2B	V43+	2.210	2.198	2.275	2.133	V43-	2.671	2.622	2.557	2.713
2C	V44+	2.174	2.169	2.244	2.105	V44-	2.704	2.653	2.588	2.743
2D	V45+	2.138	2.139	2.213	2.077	V45-	2.738	2.683	2.619	2.774
2E	V46+	2.102	2.110	2.181	2.049	V46-	2.771	2.714	2.650	2.805
2F	V47+	2.066	2.080	2.150	2.022	V47-	2.804	2.745	2.681	2.836
30	V48+	2.030	2.051	2.119	1.994	V48-	2.837	2.775	2.712	2.867
31	V49+	1.994	2.021	2.088	1.966	V49-	2.870	2.806	2.743	2.897
32	V50+	1.957	1.992	2.057	1.938	V50-	2.903	2.836	2.774	2.928
33	V51+	1.921	1.962	2.025	1.910	V51-	2.936	2.867	2.805	2.959
34	V52+	1.885	1.933	1.994	1.883	V52-	2.969	2.897	2.837	2.990
35	V53+	1.849	1.903	1.963	1.855	V53-	3.002	2.928	2.868	3.021
36	V54+	1.804	1.866	1.924	1.820	V54-	3.044	2.966	2.906	3.059
37	V55+	1.759	1.829	1.885	1.785	V55-	3.085	3.004	2.945	3.098
38	V56+	1.705	1.775	1.837	1.733	V56-	3.138	3.060	2.995	3.150
39	V57+	1.652	1.722	1.790	1.681	V57-	3.192	3.116	3.044	3.203
3A	V58+	1.588	1.657	1.732	1.618	V58-	3.256	3.182	3.103	3.266
3B	V59+	1.514	1.582	1.666	1.545	V59-	3.331	3.260	3.172	3.339
3C	V60+	1.429	1.496	1.589	1.462	V60-	3.416	3.349	3.251	3.423
3D	V61+	1.333	1.399	1.504	1.368	V61-	3.512	3.449	3.340	3.518
3E	V62+	1.226	1.291	1.408	1.264	V62-	3.619	3.560	3.439	3.623
3F	V63+	0.581	0.584	0.823	0.569	V63-	4.274	4.272	4.021	4.305

Data (Hex)	Output Voltage (LCM=11, ECB-type)							
	VCOM = Low				VCOM = High			
	Gamma	1	1.8	2.5	Gamma	1	1.8	2.5
0	V0+	4.550	4.550	4.550	V0-	0.286	0.301	0.322
1	V1+	3.502	4.288	4.550	V1-	1.316	0.602	0.322
2	V2+	3.394	4.160	4.452	V2-	1.432	0.728	0.418
3	V3+	3.276	4.022	4.346	V3-	1.557	0.864	0.522
4	V4+	3.151	3.874	4.232	V4-	1.691	1.009	0.633
5	V5+	3.034	3.736	4.126	V5-	1.816	1.145	0.737
6	V6+	2.925	3.608	4.028	V6-	1.932	1.271	0.833
7	V7+	2.824	3.490	3.937	V7-	2.039	1.388	0.922
8	V8+	2.724	3.372	3.846	V8-	2.146	1.504	1.011
9	V9+	2.672	3.290	3.741	V9-	2.196	1.584	1.114
0A	V10+	2.619	3.209	3.637	V10-	2.247	1.663	1.217
0B	V11+	2.571	3.136	3.541	V11-	2.292	1.736	1.310
0C	V12+	2.528	3.069	3.455	V12-	2.333	1.801	1.394
0D	V13+	2.490	3.010	3.379	V13-	2.370	1.858	1.469
0E	V14+	2.457	2.959	3.312	V14-	2.402	1.909	1.534
0F	V15+	2.424	2.907	3.246	V15-	2.433	1.960	1.600
10	V16+	2.395	2.863	3.188	V16-	2.461	2.003	1.656
11	V17+	2.366	2.819	3.131	V17-	2.488	2.046	1.712
12	V18+	2.338	2.774	3.074	V18-	2.516	2.090	1.768
13	V19+	2.314	2.737	3.026	V19-	2.538	2.126	1.815
14	V20+	2.290	2.701	2.979	V20-	2.561	2.162	1.861
15	V21+	2.267	2.667	2.940	V21-	2.585	2.195	1.902
16	V22+	2.244	2.633	2.901	V22-	2.608	2.228	1.942
17	V23+	2.221	2.599	2.863	V23-	2.632	2.261	1.982
18	V24+	2.197	2.566	2.824	V24-	2.656	2.294	2.022
19	V25+	2.174	2.532	2.785	V25-	2.679	2.327	2.063
1A	V26+	2.156	2.505	2.754	V26-	2.698	2.353	2.095
1B	V27+	2.137	2.478	2.723	V27-	2.717	2.380	2.127
1C	V28+	2.119	2.451	2.692	V28-	2.736	2.406	2.159
1D	V29+	2.100	2.424	2.661	V29-	2.755	2.432	2.192
1E	V30+	2.082	2.397	2.630	V30-	2.774	2.459	2.224
1F	V31+	2.063	2.370	2.599	V31-	2.792	2.485	2.256
20	V32+	2.045	2.343	2.569	V32-	2.811	2.511	2.288
21	V33+	2.026	2.316	2.538	V33-	2.830	2.538	2.320
22	V34+	2.008	2.289	2.507	V34-	2.849	2.564	2.353
23	V35+	1.989	2.262	2.476	V35-	2.868	2.591	2.385
24	V36+	1.971	2.235	2.445	V36-	2.887	2.617	2.417
25	V37+	1.952	2.208	2.414	V37-	2.906	2.643	2.449
26	V38+	1.934	2.181	2.383	V38-	2.925	2.670	2.482
27	V39+	1.915	2.154	2.352	V39-	2.944	2.696	2.514
28	V40+	1.897	2.127	2.321	V40-	2.962	2.722	2.546
29	V41+	1.878	2.100	2.290	V41-	2.981	2.749	2.578
2A	V42+	1.859	2.073	2.259	V42-	3.000	2.775	2.610
2B	V43+	1.841	2.046	2.228	V43-	3.019	2.801	2.643
2C	V44+	1.816	2.017	2.192	V44-	3.042	2.830	2.676
2D	V45+	1.791	1.988	2.157	V45-	3.065	2.859	2.709
2E	V46+	1.766	1.959	2.121	V46-	3.088	2.887	2.742
2F	V47+	1.740	1.931	2.085	V47-	3.111	2.916	2.775
30	V48+	1.715	1.902	2.050	V48-	3.133	2.944	2.808
31	V49+	1.690	1.873	2.014	V49-	3.156	2.973	2.841
32	V50+	1.665	1.844	1.979	V50-	3.179	3.001	2.874
33	V51+	1.640	1.815	1.943	V51-	3.202	3.030	2.907
34	V52+	1.615	1.787	1.907	V52-	3.225	3.059	2.940
35	V53+	1.590	1.758	1.872	V53-	3.248	3.087	2.974
36	V54+	1.558	1.722	1.827	V54-	3.277	3.123	3.015
37	V55+	1.527	1.686	1.782	V55-	3.305	3.159	3.056
38	V56+	1.483	1.638	1.731	V56-	3.352	3.208	3.111
39	V57+	1.440	1.591	1.679	V57-	3.400	3.256	3.167
3A	V58+	1.388	1.534	1.617	V58-	3.456	3.315	3.233
3B	V59+	1.327	1.467	1.545	V59-	3.522	3.384	3.310
3C	V60+	1.258	1.392	1.463	V60-	3.598	3.462	3.398
3D	V61+	1.179	1.306	1.370	V61-	3.683	3.550	3.498
3E	V62+	1.093	1.211	1.266	V62-	3.777	3.648	3.608
3F	V63+	0.569	0.589	0.563	V63-	4.264	4.287	4.274

5.5.2 Relationship between RAM Data and Output Voltages for TM-type LCD default setting.

Data (Hex)	Output Voltage (LCM=11, ECB-type)									
	VCOM = Low					VCOM = High				
	Gamma	2.2				Gamma	2.2			
R		G	B	Gray	R		G	B	Gray	
0	V0+	4.550	4.550	4.464	4.550	V0-	0.127	0.126	0.135	0.253
1	V1+	4.550	4.550	4.464	4.478	V1-	0.191	0.188	0.135	0.397
2	V2+	4.425	4.425	4.362	4.377	V2-	0.333	0.329	0.271	0.498
3	V3+	4.290	4.290	4.252	4.268	V3-	0.487	0.480	0.419	0.607
4	V4+	4.145	4.145	4.135	4.152	V4-	0.651	0.642	0.576	0.723
5	V5+	4.010	4.010	4.025	4.043	V5-	0.804	0.793	0.723	0.832
6	V6+	3.885	3.885	3.923	3.942	V6-	0.946	0.933	0.860	0.933
7	V7+	3.769	3.769	3.829	3.849	V7-	1.078	1.063	0.986	1.026
8	V8+	3.654	3.654	3.734	3.756	V8-	1.209	1.192	1.112	1.119
9	V9+	3.556	3.560	3.638	3.649	V9-	1.299	1.282	1.204	1.226
0A	V10+	3.458	3.466	3.542	3.542	V10-	1.390	1.371	1.296	1.333
0B	V11+	3.369	3.381	3.455	3.444	V11-	1.472	1.452	1.379	1.431
0C	V12+	3.289	3.304	3.377	3.357	V12-	1.546	1.525	1.454	1.518
0D	V13+	3.218	3.236	3.307	3.279	V13-	1.612	1.589	1.521	1.596
0E	V14+	3.155	3.177	3.246	3.211	V14-	1.669	1.646	1.579	1.664
0F	V15+	3.093	3.117	3.185	3.143	V15-	1.727	1.703	1.637	1.732
10	V16+	3.040	3.066	3.132	3.085	V16-	1.776	1.752	1.687	1.790
11	V17+	2.986	3.015	3.080	3.026	V17-	1.825	1.800	1.737	1.854
12	V18+	2.933	2.963	3.028	2.968	V18-	1.875	1.849	1.787	1.907
13	V19+	2.888	2.921	2.984	2.919	V19-	1.916	1.889	1.829	1.956
14	V20+	2.844	2.878	2.940	2.871	V20-	1.957	1.930	1.871	2.004
15	V21+	2.815	2.850	2.912	2.834	V21-	1.988	1.961	1.902	2.038
16	V22+	2.787	2.821	2.883	2.796	V22-	2.019	1.991	1.933	2.071
17	V23+	2.758	2.793	2.854	2.759	V23-	2.050	2.022	1.964	2.105
18	V24+	2.730	2.765	2.825	2.722	V24-	2.081	2.053	1.996	2.138
19	V25+	2.702	2.736	2.797	2.685	V25-	2.113	2.085	2.027	2.172
1A	V26+	2.679	2.713	2.773	2.655	V26-	2.138	2.108	2.052	2.198
1B	V27+	2.656	2.691	2.750	2.625	V27-	2.162	2.133	2.077	2.225
1C	V28+	2.633	2.668	2.727	2.595	V28-	2.187	2.157	2.102	2.252
1D	V29+	2.611	2.645	2.704	2.566	V29-	2.212	2.182	2.127	2.279
1E	V30+	2.588	2.622	2.681	2.536	V30-	2.237	2.206	2.152	2.306
1F	V31+	2.565	2.600	2.658	2.506	V31-	2.262	2.231	2.177	2.333
20	V32+	2.542	2.577	2.635	2.476	V32-	2.287	2.256	2.202	2.359
21	V33+	2.520	2.554	2.612	2.446	V33-	2.312	2.280	2.227	2.386
22	V34+	2.497	2.531	2.589	2.417	V34-	2.337	2.305	2.252	2.413
23	V35+	2.474	2.509	2.566	2.387	V35-	2.362	2.329	2.277	2.440
24	V36+	2.451	2.486	2.543	2.357	V36-	2.387	2.354	2.302	2.467
25	V37+	2.429	2.463	2.520	2.327	V37-	2.412	2.379	2.327	2.493
26	V38+	2.406	2.440	2.497	2.298	V38-	2.437	2.403	2.352	2.520
27	V39+	2.383	2.418	2.474	2.268	V39-	2.462	2.428	2.377	2.547
28	V40+	2.360	2.395	2.451	2.238	V40-	2.487	2.452	2.402	2.574
29	V41+	2.338	2.372	2.428	2.208	V41-	2.512	2.477	2.427	2.601
2A	V42+	2.315	2.349	2.405	2.178	V42-	2.536	2.501	2.452	2.627
2B	V43+	2.292	2.327	2.382	2.149	V43-	2.561	2.526	2.477	2.654
2C	V44+	2.266	2.301	2.357	2.123	V44-	2.588	2.552	2.500	2.683
2D	V45+	2.240	2.274	2.331	2.097	V45-	2.615	2.579	2.523	2.712
2E	V46+	2.214	2.248	2.305	2.071	V46-	2.642	2.605	2.546	2.741
2F	V47+	2.187	2.222	2.279	2.045	V47-	2.668	2.631	2.569	2.770
30	V48+	2.161	2.196	2.254	2.019	V48-	2.695	2.658	2.592	2.799
31	V49+	2.135	2.170	2.228	1.993	V49-	2.722	2.684	2.615	2.828
32	V50+	2.109	2.143	2.202	1.967	V50-	2.748	2.711	2.638	2.856
33	V51+	2.083	2.117	2.176	1.941	V51-	2.775	2.737	2.661	2.885
34	V52+	2.056	2.091	2.151	1.915	V52-	2.802	2.763	2.683	2.914
35	V53+	2.030	2.065	2.125	1.889	V53-	2.829	2.790	2.706	2.943
36	V54+	1.998	2.032	2.093	1.856	V54-	2.862	2.823	2.735	2.979
37	V55+	1.965	1.999	2.060	1.824	V55-	2.895	2.856	2.764	3.015
38	V56+	1.930	1.961	2.026	1.782	V56-	2.930	2.895	2.801	3.059
39	V57+	1.896	1.923	1.992	1.741	V57-	2.965	2.934	2.838	3.102
3A	V58+	1.854	1.878	1.950	1.691	V58-	3.007	2.981	2.882	3.154
3B	V59+	1.806	1.825	1.902	1.633	V59-	3.056	3.036	2.934	3.215
3C	V60+	1.751	1.764	1.847	1.566	V60-	3.112	3.099	2.994	3.284
3D	V61+	1.689	1.696	1.786	1.491	V61-	3.175	3.169	3.060	3.362
3E	V62+	1.620	1.620	1.717	1.408	V62-	3.245	3.248	3.134	3.449
3F	V63+	0.586	0.586	0.601	0.686	V63-	4.264	4.268	4.247	4.153

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Data (Hex)	Output Voltage (LCM=01, TM-type)							
	VCOM = Low				VCOM = High			
	Gamma	1	1.8	2.5	Gamma	1	1.8	2.5
0	V0+	4.495	4.495	4.495	V0-	0.355	0.355	0.355
1	V1+	3.515	4.350	4.451	V1-	1.335	0.500	0.399
2	V2+	3.283	4.135	4.407	V2-	1.567	0.715	0.443
3	V3+	3.150	3.939	4.364	V3-	1.700	0.911	0.486
4	V4+	3.056	3.785	4.262	V4-	1.794	1.065	0.588
5	V5+	2.980	3.651	4.156	V5-	1.870	1.199	0.694
6	V6+	2.918	3.544	4.049	V6-	1.932	1.306	0.801
7	V7+	2.865	3.450	3.942	V7-	1.985	1.400	0.908
8	V8+	2.816	3.367	3.845	V8-	2.034	1.483	1.005
9	V9+	2.780	3.300	3.751	V9-	2.070	1.550	1.099
0A	V10+	2.737	3.237	3.664	V10-	2.113	1.613	1.186
0B	V11+	2.705	3.177	3.586	V11-	2.145	1.673	1.264
0C	V12+	2.668	3.134	3.515	V12-	2.182	1.716	1.335
0D	V13+	2.639	3.086	3.447	V13-	2.211	1.764	1.403
0E	V14+	2.604	3.042	3.382	V14-	2.246	1.808	1.468
0F	V15+	2.579	2.997	3.322	V15-	2.271	1.853	1.528
10	V16+	2.556	2.956	3.275	V16-	2.294	1.894	1.575
11	V17+	2.519	2.920	3.225	V17-	2.331	1.930	1.625
12	V18+	2.499	2.883	3.174	V18-	2.351	1.967	1.676
13	V19+	2.479	2.851	3.137	V19-	2.371	1.999	1.713
14	V20+	2.455	2.817	3.096	V20-	2.395	2.033	1.754
15	V21+	2.431	2.789	3.053	V21-	2.419	2.061	1.797
16	V22+	2.418	2.757	3.015	V22-	2.432	2.093	1.835
17	V23+	2.395	2.728	2.975	V23-	2.455	2.122	1.875
18	V24+	2.373	2.702	2.937	V24-	2.477	2.148	1.913
19	V25+	2.357	2.671	2.903	V25-	2.493	2.179	1.947
1A	V26+	2.335	2.644	2.870	V26-	2.515	2.206	1.980
1B	V27+	2.314	2.615	2.837	V27-	2.536	2.235	2.013
1C	V28+	2.298	2.588	2.802	V28-	2.552	2.262	2.048
1D	V29+	2.282	2.565	2.778	V29-	2.568	2.285	2.072
1E	V30+	2.266	2.537	2.741	V30-	2.584	2.313	2.109
1F	V31+	2.243	2.508	2.714	V31-	2.607	2.342	2.136
20	V32+	2.223	2.487	2.685	V32-	2.627	2.363	2.165
21	V33+	2.205	2.464	2.652	V33-	2.645	2.386	2.198
22	V34+	2.187	2.434	2.623	V34-	2.663	2.416	2.227
23	V35+	2.169	2.420	2.591	V35-	2.681	2.430	2.259
24	V36+	2.153	2.395	2.566	V36-	2.697	2.455	2.284
25	V37+	2.134	2.371	2.533	V37-	2.716	2.479	2.317
26	V38+	2.112	2.350	2.503	V38-	2.738	2.500	2.347
27	V39+	2.095	2.322	2.479	V39-	2.755	2.528	2.371
28	V40+	2.078	2.301	2.448	V40-	2.772	2.549	2.402
29	V41+	2.058	2.281	2.424	V41-	2.792	2.569	2.426
2A	V42+	2.041	2.257	2.399	V42-	2.809	2.593	2.451
2B	V43+	2.024	2.229	2.369	V43-	2.826	2.621	2.481
2C	V44+	2.001	2.205	2.342	V44-	2.849	2.645	2.508
2D	V45+	1.980	2.180	2.311	V45-	2.870	2.670	2.539
2E	V46+	1.960	2.157	2.287	V46-	2.890	2.693	2.563
2F	V47+	1.944	2.130	2.259	V47-	2.906	2.720	2.591
30	V48+	1.929	2.102	2.224	V48-	2.921	2.748	2.626
31	V49+	1.913	2.076	2.194	V49-	2.937	2.774	2.656
32	V50+	1.896	2.048	2.163	V50-	2.954	2.802	2.687
33	V51+	1.880	2.023	2.130	V51-	2.970	2.827	2.720
34	V52+	1.864	1.988	2.095	V52-	2.986	2.862	2.755
35	V53+	1.847	1.957	2.060	V53-	3.003	2.893	2.790
36	V54+	1.829	1.933	2.027	V54-	3.021	2.917	2.823
37	V55+	1.808	1.908	1.982	V55-	3.042	2.942	2.868
38	V56+	1.783	1.880	1.945	V56-	3.067	2.970	2.905
39	V57+	1.757	1.854	1.912	V57-	3.093	2.996	2.938
3A	V58+	1.730	1.823	1.876	V58-	3.120	3.027	2.974
3B	V59+	1.698	1.784	1.840	V59-	3.152	3.066	3.010
3C	V60+	1.659	1.738	1.790	V60-	3.191	3.112	3.060
3D	V61+	1.596	1.681	1.727	V61-	3.254	3.169	3.123
3E	V62+	1.526	1.581	1.629	V62-	3.324	3.269	3.221
3F	V63+	0.785	0.785	0.785	V63-	4.065	4.065	4.065




Fig. 5.5.2.1 Gamma Curve according to the GC0 to GC3 bit

NOVATEK CONFIDENTIAL
NO DISCLOSURE




Fig. 5.5.2.2 Relationship between RAM data and output level




Fig. 5.5.2.3 Relationship between source output and VCOM

5.6 Power ON/OFF Sequence

VDDI and VDD can be applied in any order.

VDDI and VDD can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VDD and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

Note 1: There will be no damage to the display module if the power sequences are not met.

Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.


Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.

If RESX line is not held stable by host during Power On Sequence as defined in Sections 8.5.1 and 8.5.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

The power on/off sequence is illustrated below:

5.6.1 Case 1 – RESX Line is held High or Unstable by Host at Power On

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDD and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.6.2 Case 2 – RESX Line is Held Low by Host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VDD and VDDI have been applied.



Note: Unless otherwise specified timings herein show cross point 50% of signal power level

5.6.3 Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface.

- At an uncontrolled power off the display will go blank and there will not be any visible effects within (TBD) second on the display (blank display) and remains blank until “Power On Sequence” powers it up.

5.7 Power Level Definition


5.7.1 Power Level

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- 1. Normal Mode On (full display), Idle Mode Off, Sleep Out.**
In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.**
In this mode part of the display is used with maximum 262,144 colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out.**
In this mode, the full display area is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out.**
In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode**
In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU Interface and memory works with VDDI power supply. Contents of the memory are safe.
- 6. Power Off Mode**
In this mode, both VDD and VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

5.7.2 Power Flow Chart


Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by this spec, when there is changing from one power mode to another power mode.

5.8 INPUT / OUTPUT PIN STATE

5.8.1 Output or Bi-directional (I/O) Pins

Output or Bi-directional pins	After Power On	After Hardware Reset	After Software Reset
TE	Low	Low	Low
D7 to D0 (Output driver)	High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)

Note: There will be no output from D7-D0 during Power On/Off sequence, Hardware Reset and Software Reset.

5.8.2 Input Pins

Input pins	During Power On Process	After Power On	After Hardware Reset	After Software Reset	During Power Off Process
RESX	See 5.6	Input valid	Input valid	Input valid	See 5.6
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input Invalid
D17 to D0	Input invalid	Input valid	Input valid	Input valid	input invalid
SPI_CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
SCL	Input invalid	Input valid	Input valid	Input valid	Input invalid
SDA	Input invalid	Input valid	Input valid	Input valid	input invalid


5.9 Sleep Out-Command and Self-Diagnostic Functions of the Display Module

5.9.1 Register Loading Detection

Sleep Out-command (See section 6.1.12 “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller. If those both values (EEPROM and register values) are same, there is inverted (=increased by 1) a bit, which is defined in command 6.1.10 “Read Display Self-Diagnostic Result (0Fh)” (=RDDSDR) (The used bit of this command is D7). If those both values are not same, this bit (D7) is not inverted (= increased by 1).

The flow chart for this internal function is following:




Note: There is not compared and loaded register values, which can be changed by user (00h to AFh and DAh to DDh), by the display module.

5.9.2 Functionality Detection

Sleep Out-command (See section 6.1.12 “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (only Booster voltage level). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command 6.1.10 “Read Display Self- Diagnostic Result (0Fh)” (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1).

The flow chart for this internal function is following:




Note: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.

5.9.3 Chip Attachment Detection


Sleep Out-command (See section 6.1.12 “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if a chip or chips (e.g. driver, etc.) of the display module is/are attached to the circuit route of a flex foil or display glass ITO.

There is inverted (= increased by 1) a bit, which is defined in command 6.1.10 “Read Display Self- Diagnostic Result (0Fh)” (= RDDSDR) (The used bit of this command is D5), if the chip or chips is/are attached to the circuit route of the flex or display glass. If this chip is or those chips are not attached to the circuit route of the flex or display glass, this bit (D5) is not inverted (= increased by 1).

The following figure is for reference purposes; how this chip attachment can be implemented e.g. there are connected together 2 bumps via route of ITO or the flex foil on 4 corners of the driver (chip).



The flow chart for this internal function is following:




5.9.4 Display Glass Break Detection


Sleep Out-command (See section 6.1.12 “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if the display glass of the display module is broken or not.

There is inverted (= increased by 1) a bit, which is defined in command 6.1.10 “Read Display Self-Diagnostic Result (0Fh)” (= RDDSDR) (The used bit of this command is D4), if the display glass is not broken. If this display glass is broken, this bit (D4) is not inverted (= increased by 1).

The following figure is a reference, how this glass break detection can be implemented e.g. there is connected together 2 bumps via route of ITO. This route of ITO is the nearest route of the edge of the display glass.



The flow chart for this internal function is following:



2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.10 RGB Interface Characteristics

5.10.1 General Timing Diagram

The image information must be correct on the display, when the timings are in range on the interface. However, the image information




Fig. 7.4.1 RGB General Timing diagram

can be incorrect on the display, when timings are not out of range on the interface (Out of the range timings cannot on the host side). The correct image information must be displayed automatically (by the display module) on the next frame (vertical sync.) when there is returned from out of the range to in range interface timing

5.10.2 Updating Order on Display Active Area (Normal Display Mode On + Sleep Out)

There is defined different kind of updating orders for display. These updating orders are controlled by H/W (SMX, SMY) and S/W (MX, MY, MV) bits




Fig. 7.4.2 Updating order when MADCTLs
MX= '0' and MY= '0'




Fig. 7.4.3 Updating order when MADCTLs
MX= '1' and MY= '0'




Fig. 7.4.4 Updating order when MADCTLs
MX= '0' and MY= '1'




Fig. 7.4.5 Updating order when MADCTLs
MX= '1' and MY= '1'


Table 7.4.1 Rules for Updating Order

Condition	Horizontal Counter	Vertical Counter
An active VS signal is received	Return to 0	Return to 0
Signal Pixel information of the active area is received	Increment by 1	No change
An active HS signal between two active area lines	Return to 0	Increment by 1
The Horizontal counter is larger than 175 and the Vertical counter is larger than 219	Return to 0	Return to 0

Note 1. Pixel order is RGB on the display.

Note 2. Data streaming direction from the host to the display is described in the following figure.

Note 3. In this case, GM="00" and 176RGB x 220.



Data Stream from RGB I/F is like in this figure

Fig. 7.4.6 Data streaming order from RGB I/F

NOVATEK CONFIDENTIAL
NO DISCLOSURE


5.10.3 General Timings for RGB I/F


Fig 5.10.3 RAM Access via SPI Interface in RGB mode

NOVATEK CONFIDENTIAL
NO DISCLOSURE


5.10.4 Vertical and Horizontal Timings for RGB I/F Mode 1


Fig. 5.10.4.1 RGB Mode 1 Timing Diagram

Note: DP=0, EP=0, HSP=0 and VSP=0 of RGBCTR (B0h) command.

NOVATEK CONFIDENTIAL
NO DISCLOSURE



Vertical Timing for RGB I/F

Horizontal Timing for RGB I/F


Fig 5.10.4.2 Vertical and Horizontal timing for RGB I/F

Table 5.10.4 Vertical and Horizontal Timing for RGB I/F

Item	Symbol	Condition	Specification			Unit
			Min	Type.	Max	
Vertical Timing						
Vertical cycle period	TVP	GM=00	226		230	HS
		GM=01	182		186	HS
		GM=11	138		142	HS
Vertical low pulse width	TVS		2		4	HS
Vertical front porch	TVFP		2		4	HS
Vertical back porch	TVBP		2		4	HS
Vertical data start line		TVS + TVBP	4		8	HS
Vertical blanking period	TVBL	TVS + TVBP + TVFP	6		10	HS
Vertical active area	TVDISP	GM=00		220		HS
		GM=01		176		HS
		GM=11		132		HS
Vertical refresh rate	TVRR	Frame rate	61.75	65	68.25	Hz
Horizontal Timing						
Horizontal cycle period	THP		208		512	PCLK
Horizontal low pulse width	THS		2		256	PCLK
Horizontal front porch	THFP		2		256	PCLK
Horizontal back porch	THBP		2		256	PCLK
		THS + THBP	30		256	PCLK
Horizontal data start point		ff HS+ fHBP	1.0			μs
Horizontal blanking period	THBL		32		256	PCLK
Horizontal active area	THDISP	GM=00,01,11		176		PCLK
Pixel clock cycle	TPCLKCYC		100		327.3	ns
	fPCLKCYC	TVRR=65Hz	3.0		10	MHz

Note 1. VDDI=1.6 to 3.5V, VDD=2.6 to 3.5V, AGND=DGND=0V, Ta=-30 to 70 °C (to +85°C no damage)

Note 2. Data lines can be set to High or Low during blanking time Don't care.

Note 3. HP is multiples of eight PCLK.


5.10.5 Vertical and Horizontal Timings for RGB I/F Mode 2


Fig 5.10.5.1 RGB Mode 2 Timing Diagram

Note: DP=0, EP=0, HSP=0 and VSP=0 of RGBCTR (B0h) command.

NOVATEK CONFIDENTIAL
NO DISCLOSURE



Vertical Timing for RGB I/F

Horizontal Timing for RGB I/F


Fig 5.10.5.2 Vertical and Horizontal timing for RGB I/F




Fig 5.10.5.3 RGB Mode 2 Idle mode Timing Diagram

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Table 5.10.5 Vertical and Horizontal Timing for RGB I/F

Item	Symbol	Condition	Specification			Unit
			Min	Type.	Max	
Vertical Timing						
Vertical cycle period	TVP	GM=00	223	224		HS
		GM=01	179	180		HS
		GM=11	135	136		HS
Vertical low pulse width	TVS		1		4	HS
Vertical front porch	TVFP		1	1	1023	HS
Vertical back porch	TVBP		1		1022	HS
Vertical data start line		TVS + TVBP	2	3	1023	HS
Vertical blanking period	TVBL	TVS + TVBP + TVFP	3	4	1023	HS
Vertical active area	TVDISP	GM=00		220		HS
		GM=01		176		HS
		GM=11		132		HS
Vertical refresh rate	TVRR	Frame rate	61.75	65	68.25	Hz
Horizontal Timing						
Horizontal cycle period	THP		179	196	511	PCLK
Horizontal low pulse width	THS		1		63	PCLK
Horizontal front porch	THFP		1	10	63	PCLK
Horizontal back porch	THBP		1		62	PCLK
		THS + THBP	2	10	63	PCLK
Horizontal data start point		ff HS+ fHBP	TBD			μs
Horizontal blanking period	THBL		3	20	256	PCLK
Horizontal active area	THDISP			176		PCLK
		TPCLKCYC	100	350	385	ns
Pixel clock cycle	fPCLKCYC		2.59	2.85	10.0	MHz
		TVRR=65Hz				

Note 1. VDDI=1.6 to 3.5V, VDD=2.6 to 3.5V, AGND=DGND=0V, Ta=-30 to 70 °C (to +85°C no damage)

Note 2. Data lines can be set to High or Low during blanking time Don't care.

Note 3. HP is multiples of eight PCLK.

5.10.5.1 Power ON Sequence on RGB I/F Mode 2

The Driver operates power up and display ON by VDD, VDDI, SHUT, VS, HS, DE, PCLK on RGB mode 2 as show as following figure.




Fig 5.4.5.1 Power ON Sequence on RGB Mode 2

Table 5.4.5.1 Power ON AC Characteristics

Characteristics	Symbol	Min	Typ	Max	Unit	Remark
VDDI On to VDD On	T _{VDDI-VDD}	0			ns	Note1
VDDI/VDD on to falling edge of SHUT	T _{VDD-SH}	1			ms	
RESX to falling of SHUT	T _{RS-SH}	10			us	
Signals input to falling edge of SHUT *	T _{CLK-SH}	1			PCLK	Note2
Falling edge of SHUT to LCD power ON	T _{SH-LCD}			120	ms	
Falling edge of SHUT to Display start	T _{SH-ON}		10		VS	

Note 1: T_{VDDI-VDD} can be ≤ 0ns, > 0ns. In any case, VDDI and VDD power up sequence should not have any impact on the driver / display functionalities / performance.

Note 2: Signals mean VS, HS, DE and PCLK signal.

Note 3: DP= 0 , EP= 0 , HSP= 0 and VSP= 0 of RGBCTR (B0h) command.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.10.5.2 Power OFF Sequence on RGB I/F Mode 2

The Driver operates power off and display OFF by VDD, VDDI, SHUT, VS, HS and DE on RGB mode 2 as show as following figure.




Fig 5.4.5.2 Power OFF Sequence on RGB Mode 2

Table 5.4.5.2 Power OFF AC Characteristics

Characteristics	Symbol	Min	Typ	Max	Unit	Remark
VDDI On to VDD On	$T_{VDDI-VDD}$	0			ns	Note1
Signals input to VDDI/VDD off	T_{SH-OFF}	1			us	Note2
Rising edge of SHUT to Display off	T_{SH-OFF}	2			VS	

Note 1: $T_{VDDI-VDD}$ can be $\leq 0ns$, $> 0ns$. In any case, VDDI and VDD power up sequence should not have any impact on the driver / display functionalities / performance.

Note 2: Signals mean VS, HS, DE and PCLK signal.

Note 3: $DP= 0$, $EP= 0$, $HSP= 0$ and $VSP= 0$ of RGBCTR (B0h) command.

5.11 VSYNC Interface

The NT3916 incorporates a VSYNC-I/F, which enables to display a moving picture with only a system interface and frame-synchronizing signal (VS). This interface enables to display moving pictures with minimum modification to a conventional system.








Fig. 5.10.6.1 VSYNC Interface for 8-bits data bus (Example)

The VSYNC-I/F is turned ON by VSYNC-I/F ON (ADH) command and turned OFF by VSYNC-I/F OFF (ACH) command. In VSYNC-I/F mode, internal display operations are synchronized with VS. The VSYNC-I/F enables to display a moving picture through a system interface and update screens without flicker by writing data to RAM through a system interface in higher speed than the internal display operations by some degree.

The VSYNC-I/F executes display operations only with internal clocks generated by internal oscillators and VS input. All display data are stored in RAM so that only the data relevant to updating a screen are transferred to minimize data transmission while displaying a moving picture.

(1) Leading mode

(2) Lagging mode


The VSYNC-I/F has limits on the minimum RAM write speed through the system interface and the frequency of the internal clocks. It requires a RAM write speed more than the calculated result from the following formula.

- **Internal clock frequency (fosc) [Hz]**

= Frame Frequency x (DisplayLines +Front Porch(VSFP)+BackPorch (VSBP)) x 16(clocks) x fluctuation

$$\text{RAM Write Speed (Min)(Hz)} = \frac{176 \times \text{Display Line (220 line)}}{(\text{BackPorch(VSBP)} + \text{Display Line - margins}) \times 16(\text{clocks}) \times \frac{1}{f_{osc}}}$$

Note 1: When RAM write does not start right after the falling edge of VS, the time from the falling edge of VS until RAM write starts must also be taken into account.

An example of RAM write speed and the frequency of the internal clocks in VSYNC-I/F mode is as follows.

Example:

Display size: 176 RGB x 220 lines

Raster-rows: 220 lines

Back/ Front porch: 14/ 2 lines (VSBP = 1110/ VSFP = 0010 of AFh)

-When Frame frequency: 65Hz

Internal clock frequency (fosc) [Hz]

= 65 Hz x (220+2+14) lines x 16 Clocks x 1.1 / 0.9 = 300kHz

-When Frame frequency: 60 Hz

Internal clock frequency (fosc) [Hz]

= 60Hz x (220+2+14) lines x 16 Clocks x 1.1 / 0.9 = 277kHz

When calculating an internal clock frequency, possible causes of fluctuations must also be taken into consideration. In this example, the allowance for the fluctuation is ± 10 % from the center value, and the frequency must be within a VS cycle.

Also in this example, variations attributed to LSI fabrication and room temperature are taken into consideration as causes of fluctuations. Other possible causes of fluctuations, such as variations in external resistors or voltage changes are not considered in this example. It is necessary to make a setting with enough margins to accommodate

-When Frame frequency: 65Hz

Minimum speed for RAM writing [Hz] >

$176 \times 220 / \{(14 + 220 - 2) \text{ lines} \times 16 \text{ clock}\} / 300 \text{ kHz} = 3.13\text{MHz}$

-When Frame frequency: 60Hz

Minimum speed for RAM writing [Hz] >

$176 \times 220 / \{(14 + 220 - 2) \text{ lines} \times 16 \text{ clock}\} / 300 \text{ kHz} = 2.89\text{MHz}$

Note 2: The above calculation is premised on the case of writing data to RAM on the falling edge of VS.

Note 3: There must at least be a margin of 2 processing lines when all one-frame data are written to RAM before the NT3916 starts processing display lines.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

By writing data to RAM on falling edge of VS at speed of 2.89MHz (Frame rate=60Hz) or more, it is possible to overwrite an entire screen without flicker by completing data write operation of a line before it starts display operation of that line.





Fig. 5.10.6.2 Operation via VSYNC-I/F

Notes to the VSYNC Interface

1. The aforementioned example of calculation is just a result of calculation. In actual settings, possible causes of fluctuations such as variations in internal oscillators should be taken into consideration. It is necessary to give enough margins when setting RAM write speed.
2. The aforementioned example of calculation is the value in case of overwriting full screen. If a moving picture display area is limited, it will result in more margins between RAM write and display operations.



3. A front porch period continues after completion of 1 frame and until the next input of VS.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

5.12 VSYNC Interface display Data Format

- 8-Bits Parallel Interface (IM1, IM0= "00")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Command
3AH	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	2Ch
	x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	0	0	Color
03h	x	x	x	x	x	x	x	x	x	x	R3	R2	R1	R0	G3	G2	G1	G0	4K-Colour (2-pixels/ 3-byes)
	x	x	x	x	x	x	x	x	x	x	B3	B2	B1	B0	R3	R2	R1	R0	
	x	x	x	x	x	x	x	x	x	x	G3	G2	G1	G0	B3	B2	B1	B0	
05h	x	x	x	x	x	x	x	x	x	x	R4	R3	R2	R1	R0	G5	G4	G3	65K-Colour (1-pixels/ 2-byes)
	x	x	x	x	x	x	x	x	x	x	G2	G1	G0	B4	B3	B2	B1	B0	
06h	x	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	x	x	262K-Colour (1-pixels/ 3byes)
	x	x	x	x	x	x	x	x	x	x	G5	G4	G3	G2	G1	G0	x	x	
	x	x	x	x	x	x	x	x	x	x	B5	B4	B3	B2	B1	B0	x	x	

- 16-Bits Parallel Interface (IM1, IM0= "01")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Command
3AH	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	2Ch
	x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	0	0	Color
03h	x	x	x	x	x	x	R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0	4K-Colour
05h	x	x	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0	65K-Colour
06h	x	x	R5	R4	R3	R2	R1	R0	x	x	G5	G4	G3	G2	G1	G0	x	x	262K-Colour (2-pixels/ 3byes)
	x	x	B5	B4	B3	B2	B1	B0	x	x	R5	R4	R3	R2	R1	R0	x	x	
	x	x	G5	G4	G3	G2	G1	G0	x	x	B5	B4	B3	B2	B1	B0	x	x	

- 9-Bits Parallel Interface (IM1, IM0= "10")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register	
3AH	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	2Ch	
	x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	0	0	Color	
06h	x	x	x	x	x	x	x	x	x	x	R5	R4	R3	R2	R1	R0	G5	G4	G3	262K-Colour
	x	x	x	x	x	x	x	x	x	x	G2	G1	G0	B5	B4	B3	B2	B1	B0	(1-pixels/ 2byes)

- 18-Bits Parallel Interface (IM1, IM0= "11")

Register Command	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
3AH	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	2Ch
	x	x	x	x	x	x	x	x	x	x	0	0	1	0	1	1	0	0	Color
03h	x	x	x	x	x	x	R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0	4K-Colour
05h	x	x	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0	65K-Colour
06h	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	262K-Colour

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6. COMMAND

6.1 System function Command List and Description

Table 6.1.1 System Function command List (1)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Hex)	Function
NOP	6.1.1	0	↑	1	-	0	0	0	0	0	0	0	0	(00h)	No Operation
SWRESET	6.1.2	0	↑	1	-	0	0	0	0	0	0	0	1	(01h)	Software reset
RDDID	6.1.3	0	↑	1	-	0	0	0	0	0	1	0	0	(04h)	Read Display ID
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	38h	ID1 read
		1	1	↑	-	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	8xh	ID2 read
		1	1	↑	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	62h	ID3 read
RDDST	6.1.4	0	↑	1	-	0	0	0	0	1	0	0	1	(09h)	Read Display Status
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	BSTON	MY	MX	MV	ML	RGB	MH	ST24	00h	-
		1	1	↑	-	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON	61h	-
		1	1	↑	-	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2	00h	-
RDDPM	6.1.5	0	↑	1	-	0	0	0	0	1	0	1	0	(0Ah)	Read Display Power Mode
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	D1	D0	08h	-
RDD MADCTR	6.1.6	0	↑	1	-	0	0	0	0	1	0	1	1	(0Bh)	Read Display MADCTR
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	MX	MY	MV	ML	RGB	MH	D1	D0	00h	-
RDD COLMOD	6.1.7	0	↑	1	-	0	0	0	0	1	1	0	0	(0Ch)	Read Display Pixel Format
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	VIPF3	VIPF2	VIPF1	VIPF0	D3	IFPF2	IFPF1	IFPF0	66h	-
RDDIM	9.1.8	0	↑	1	-	0	0	0	0	1	1	0	1	(0Dh)	Read Display Image Mode
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	VSSON	D6	INVON	D4	D3	GCS2	GCS1	GCS0	00h	-
RDDSM	6.1.9	0	↑	1	-	0	0	0	0	1	1	1	0	(0Eh)	Read Display Signal Mode
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	TEON	TELOM	HSON	VSON	PCKON	DEON	D1	D0	00h	-
RDDSDR	6.1.10	0	↑	1	-	0	0	0	0	1	1	1	1	(0Fh)	Read Display Self-diagnostic result
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	RELD	FUND	ATTD	BRD	D3	D2	D1	D0	00h	-

“-”: Don't care

Table 6.1.1 System Function command List (2)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Hex)	Function
SLPIN	6.1.11	0	↑	1	-	0	0	0	1	0	0	0	0	(10h)	Sleep in & booster off
SLPOUT	6.1.12	0	↑	1	-	0	0	0	1	0	0	0	1	(11h)	Sleep out & booster on
PTLON	6.1.13	0	↑	1	-	0	0	0	1	0	0	1	0	(12h)	Partial mode on
NORON	6.1.14	0	↑	1	-	0	0	0	1	0	0	1	1	(13h)	Partial off (Normal)
INVOFF	6.1.15	0	↑	1	-	0	0	1	0	0	0	0	0	(20h)	Display inversion off (normal)
INVON	6.1.16	0	↑	1	-	0	0	1	0	0	0	0	1	(21h)	Display inversion on
GAMSET	6.1.17	0	↑	1	-	0	0	1	0	0	1	1	0	(26h)	Gamma curve select
		1	↑	1	-	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	01h	-
DISPOFF	6.1.18	0	↑	1	-	0	0	1	0	1	0	0	0	(28h)	Display off
DISPON	6.1.19	0	↑	1	-	0	0	1	0	1	0	0	1	(29h)	Display on
CASET X=7Fh,	6.1.20	0	↑	1	-	0	0	1	0	1	0	1	0	(2Ah)	Column address set
		1	↑	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	00h	X address start: 0 ≤ XS ≤ X
		1	↑	1	-	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	00h	X address end: XS ≤ XE ≤ X
		1	↑	1	-	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	00h	X address end: XS ≤ XE ≤ X
RASET Y=9Fh	6.1.21	0	↑	1	-	0	0	1	0	1	0	1	1	(2Bh)	Row address set
		1	↑	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	00h	Y address start: 0 ≤ YS ≤ Y
		1	↑	1	-	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	00h	Y address start: 0 ≤ YS ≤ Y
		1	↑	1	-	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	01h	Y address end: YS ≤ YE ≤ Y
RAMWR	6.1.22	0	↑	1	-	0	0	1	0	1	1	0	0	(2Ch)	Memory write
		1	↑	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0		Write data
RAMHD	6.1.23	0	↑	1	-	0	0	1	0	1	1	1	0	(2Eh)	Memory read
		1	↑	1	-	-	-	-	-	-	-	-	-		Dummy read
		1	↑	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0		Read data
RGBSET a = 31, b = 63, c = 31	6.1.24	0	↑	1	-	0	0	1	0	1	1	0	1	(2Dh)	LUT for 65k , 262K color display
		1	↑	1	-	-	-	R005	R004	R003	R002	R001	R000		Red tone 0
		1	↑	1	-	-	-	-	-	-	-	-	-		-
		1	↑	1	-	-	-	Ra5	Ra4	Ra3	Ra2	Ra1	Ra0		Red tone "a"
		1	↑	1	-	-	-	G005	G004	G003	G002	G001	G000		Green tone 0
		1	↑	1	-	-	-	-	-	-	-	-	-		-
		1	↑	1	-	-	-	Gb5	Gb4	Gb3	Gb2	Gb1	Gb0		Green tone "b"
		1	↑	1	-	-	-	B005	B004	B003	B002	B001	B000		Blue tone 0
1	↑	1	-	-	-	-	-	-	-	-	-		-		
1	↑	1	-	-	-	Bc5	Bc4	Bc3	Bc2	Bc1	Bc0		Blue tone "c"		

"--": Don't care

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Table 6.1.1 System Function command List (3)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Hex)	Function
PTLAR	6.1.25	0	↑	1	-	0	0	1	1	0	0	0	0	(30h)	Partial start/end address set
		1	↑	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	00h	Partial start address (0,1,2, ... P)
		1	↑	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	00h	
		1	↑	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	00h	Partial end address (0,1,2, ... P)
		1	↑	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0		
SCRLAR	6.1.26	1	↑	1	-	0	0	1	1	0	0	1	1	(33h)	Scroll area set
		1	↑	1	-	TFA15	TFA14	TFA13	TFA12	TFA11	TFA10	TFA9	TFA8	00h	Top fixed area (0,1,2, ... S)
		1	↑	1	-	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	00h	
		1	↑	1	-	VSA15	VSA14	VSA13	VSA12	VSA11	VSA10	VSA9	VSA8	00h	Vertical scroll area (0,1,2, ... S)
		1	↑	1	-	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0		
		1	↑	1	-	BFA15	BFA14	BFA13	BFA12	BFA11	BFA10	BFA9	BFA8	00h	Bottom fixed area (0,1,2, ... S)
1	↑	1	-	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	00h			
TEOFF	6.1.27	0	↑	1	-	0	0	1	1	0	1	0	0	(34h)	Tearing effect line off
TEON	6.1.28	0	↑	1	-	0	0	1	1	0	1	0	1	(35h)	Tearing effect mode set & on
		1	↑	1	-	0	0	0	0	0	0	0	M	00h	M=0: Mode1, M=1: Mode2
MADCTR	6.1.29	0	↑	1	-	0	0	1	1	0	1	1	0	(36h)	Memory data access control
		1	↑	1	-	MY	MX	MV	ML	RGB	MH	0	0	00h	-
VSCSAD V=159	6.1.30	0	↑	1	-	0	0	1	1	0	1	1	1	(37h)	Scroll start address of RAM
		1	↑	1	-	SSA15	SSA14	SSA13	SSA12	SSA11	SSA10	SSA9	SSA8	00h	SSA = 0, 1, 2, ... V
		1	↑	1	-	SSA7	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSA0	00h	
IDMOFF	6.1.31	0	↑	1	-	0	0	1	1	1	0	0	0	(38h)	Idle mode off
IDMON	6.1.32	0	↑	1	-	0	0	1	1	1	0	0	1	(39h)	Idle mode on
COLMOD	6.1.33	0	↑	1	-	0	0	1	1	1	0	1	0	(3Ah)	Interface pixel format
		1	↑	1	-	VIPF3	VIPF2	VIPF1	VIPF0	0	IFPF2	IFPF1	IFPF0	66h	Interface format
RDID1	6.1.34	0	↑	1	-	1	1	0	1	1	0	1	0	(DAh)	Read ID1
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	38h	Read parameter
RDID2	6.1.35	0	↑	1	-	1	1	0	1	1	0	1	1	(DBh)	Read ID2
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	8xh	Read parameter
RDID3	6.1.36	0	↑	1	-	1	1	0	1	1	1	0	0	(DCh)	Read ID3
		1	1	↑	-	-	-	-	-	-	-	-	-	-	Dummy read
		1	1	↑	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	62h	Read parameter
SRGBOFF	6.1.37	0	↑	1	-	1	0	1	0	1	0	1	0	(AAh)	Separate gamma control off
SRGBON	6.1.38	0	↑	1	-	1	0	1	0	1	0	1	1	(ABh)	Separate gamma control on
VSYNCOFF	6.1.39	0	↑	1	-	1	0	1	0	1	1	0	0	(ACh)	VSYNC Interface off
VSYNCON	6.1.40	0	↑	1	-	1	0	1	0	1	1	0	1	(ADh)	VSYNC Interface on
VSCTR1	6.1.41	0	↑	1	-	1	0	1	0	1	1	1	0	(AEh)	VSYNC Interface control
		1	↑	1	-	VSFP3	VSFP2	VSFP1	VSFP0	VSBP3	VSBP2	VSBP1	VSBP0	E2h	

“-“: Don't care

Note 1. After the H/W reset by RESX pin or S/W reset by SWRESET command, each internal register becomes default state (Refer “RESET TABLE” section)

Note 2. Undefined commands are treated as NOP (00 h) command.

Note 3. B0 to D9 and DE to FF are for factory use of driver supplier.

Note 4. Commands 10h, 12h, 13h, 20h, 21h, 26h, 28h, 29h, 30h, 33h, 36h (ML parameter only), 37h, 38h and 39h are updated during V-sync when Module is in Sleep Out Mode to avoid abnormal visual effects. During Sleep In mode, these commands are updated immediately. Read status (09h), Read Display Power Mode (0Ah), Read Display MADCTR (0Bh), Read Display Pixel Format (0Ch), Read Display Image Mode (0Dh), Read Display Signal Mode (0Eh) and Read Display Self Diagnostic Result (0Fh) of these commands are updated immediately both in Sleep In mode and Sleep Out mode.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.1 NOP (00h)

00H	NOP (No Operation)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
NOP	0	↑	1	-	0	0	0	0	0	0	0	0	(00h)
Parameter	No Parameter												-

NOTE: "-" Don't care


Description	-This command is empty command. It does not have effect on the display module. -However it can be used to terminate RAM data write or read as described in RAMWR (Memory Write), RAMRD (Memory Read) and parameter write commands.	
Restriction	-	
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	N/A
	S/W Reset	N/A
	H/W Reset	N/A
Flow Chart	-	

NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.2 SWRESET (01h): Software Reset

01H	SWRESET (Software Reset)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
SWRESET	0	↑	1	-	0	0	0	0	0	0	0	1	(01h)
Parameter	No Parameter												

NOTE: "-" Don't care

Description	<p>-When the Software Reset command is written, it causes a software reset. It resets the commands and parameters to their S/W Reset default values and all source & gate outputs are set to VSS (display off). (See default tables in each command description)</p> <p><i>Note: The Frame Memory contents are not affected by this command.</i></p>												
Restriction	<p>-It will be necessary to <u>wait 5msec</u> before sending new command following software reset. The display module loads all display supplier's <u>factory default values to the registers during 5msec</u>.</p> <p>-If <u>Software Reset is applied during Sleep Out mode, it will be necessary to wait 120msec before sending Sleep Out command.</u></p> <p>-<u>Software Reset command cannot be sent during Sleep Out sequence.</u></p>												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>S/W Reset</td> <td>N/A</td> </tr> <tr> <td>H/W Reset</td> <td>N/A</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	N/A	S/W Reset	N/A	H/W Reset	N/A				
Status	Default Value												
Power On Sequence	N/A												
S/W Reset	N/A												
H/W Reset	N/A												
Flow Chart	 <pre> graph TD SWRESET[SWRESET] --> Display[Display whole blank screen] Display --> Set[Set Commands to S/W Default Value] Set --> Sleep[Sleep In Mode] </pre>												


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.3 RDDID (04h): Read Display ID

04H	RDDID (Read Display ID)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDDID	0	↑	1	-	0	0	0	0	0	1	0	0	(04h)
Dummy Read	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	-
3 rd parameter	1	1	↑	-	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	-
4 th parameter	1	1	↑	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	-

NOTE: "-" Don't care

Description	<p>-This read byte returns 24-bit display identification information.</p> <p>-The 1stparameter is dummy data</p> <p>-The 2ndparameter (ID17 to ID10): <u>LCD module's manufacturer ID.</u></p> <p>-The 3rdparameter (ID27 to ID20): LCD module/driver version ID.</p> <p>-The 4th parameter (ID37 to UD30): LCD module/driver ID.</p> <p>NOTE: Commands RDID1/2/3(DAh, DBh, DCh) read data correspond to the parameters 2,3,4 of the command 04h, respectively.</p>																			
Restriction	-																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes							
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Partial Mode On, Idle Mode Off, Sleep Out	Yes																			
Partial Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>ID1</th> <th>ID2</th> <th>ID3</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>38h</td> <td>MTP</td> <td>MTP</td> </tr> <tr> <td>S/W Reset</td> <td>38h</td> <td>MTP</td> <td>MTP</td> </tr> <tr> <td>H/W Reset</td> <td>38h</td> <td>MTP</td> <td>MTP</td> </tr> </tbody> </table> <p>Note: ID1 can be modified by metal option.</p>	Status	Default Value			ID1	ID2	ID3	Power On Sequence	38h	MTP	MTP	S/W Reset	38h	MTP	MTP	H/W Reset	38h	MTP	MTP
Status	Default Value																			
	ID1	ID2	ID3																	
Power On Sequence	38h	MTP	MTP																	
S/W Reset	38h	MTP	MTP																	
H/W Reset	38h	MTP	MTP																	
Flow Chart	 <p>The flow chart illustrates the sequence of operations for the RDDID (04h) command in both Serial I/F Mode and Parallel I/F Mode. In Serial I/F Mode, the sequence is: RDDID (04h) command, Dummy Clock, Send ID1[7:0], Send ID2[7:0], and Send ID3[7:0]. In Parallel I/F Mode, the sequence is: RDDID (04h) command, Dummy Read, Send ID1[7:0], Send ID2[7:0], and Send ID3[7:0]. A legend defines the symbols: a trapezoid for 'command', a parallelogram for 'Parameter', a rounded rectangle for 'Display', a diamond for 'Action', an oval for 'Mode', and a rounded rectangle with a dashed border for 'Sequential transfer'. A dashed line separates the Host/Driver from the display components.</p>																			

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.4 RDDST (09h): Read Display Status

09H	RDDST (Read Display Status)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDDST	0	↑	1	-	0	0	0	0	1	0	0	1	(09h)
1 st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd Parameter	1	1	↑	-	BSTON	MY	MX	MV	ML	RGB	MH	ST24	00h
3 rd Parameter	1	1	↑	-	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON	61h
4 th Parameter	1	1	↑	-	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2	00h
5 th Parameter	1	1	↑	-	GCS1	GCS0	TELOM	HSON	VSON	PCKON	DEON	ST0	00h

NOTE: "-" Don't care

Bit	Description	Value
BSTON	Booster Voltage Status	"1"=Booster on,"0"= Booster off.
MY	Row Address Order (MY)	"1"=Decrement, (Bottom to Top, when MADCTL (36h) D7=1) "0"=Increment, (Top to Bottom, when MADCTL (36h) D7=0)
MX	Column Address Order (MX)	"1"=Decrement, (Right to Left, when MADCTL (36h) D6=1) "0"=Increment, (Left to Right, when MADCTL (36h) D6=1)
MV	Row/Column Exchange (MV)	"1"= Row/column exchange, (when MADCTL (36h) D5=1) "0"= Normal (MV=0), (when MADCTL (36h) D5=0)
ML	Vertical refresh Order (ML)	"1"=Decrement, (LCD refresh Bottom to Top, when MADCTL (36h) D4=1) "0"=Increment, (LCD refresh Top to Bottom, when MADCTL (36h) D4=0)
RGB	RGB/BGR Order (RGB)	"1"=BGR, (When MADCTL (36h) D3=1) "0"=RGB, (When MADCTL (36h) D3=0)
MH	Horizontal refresh Order (MH)	"1"=Decrement, (LCD refresh Right to Left, when MADCTL (36h) D2=1) "0"=Increment, (LCD refresh Left to Right, when MADCTL (36h) D2=0)
ST24	Not Used	"0"
ST23	Not Used	"0"
IFPF2	Interface Color Pixel Format Definition	"011" = 12-bit / pixel "101" = 16-bit / pixel, "110" = 18-bit / pixel,
ST21		
ST20		
IDMON	Idle Mode On/Off	"1" = On, "0" = Off
PTLON	Partial Mode On/Off	"1" = On, "0" = Off
SLOUT	Sleep In/Out	"1" = Out, "0" = In
NORON	Display Normal Mode On/Off	"1" = Normal Display, "0" = Normal Display off
VSSON	Vertical Scrolling Status	"1" = Scroll on, "0" = Scroll off
ST14	Horizontal Scroll Status	"0"
INVON	Inversion Status	"1" = On, "0" = Off
ST12	All Pixels On (Not Used)	"0"
ST11	All Pixels Off (Not Used)	"0"
DISON	Display On/Off	"1" = On, "0" = Off
TEON	Tearing effect line on/off	"1" = On, "0" = Off
GCS2	Gamma Curve Selection	"000" = GC0 (Gamma 2.2) "001" = GC1 (Gamma 1.8) "010" = GC2 (Gamma 2.5) "011" = GC3 (Gamma 1) "100" to "111" = Not defined
GCS1		
ST6		
TELOM	Tearing effect line mode	"0" = mode1, "1" = mode2
HSON	Horizontal Sync. (HS, RGB I/F)	"1" = On, '0' = Off
VSON	Vertical Sync. (VS, RGB I/F)	"1" = On, '0' = Off
PCKON	Pixel Clock (PCLK, RGB I/F)	"1" = On, '0' = Off
DEON	Data Enable (DE, RGB I/F)	"1" = On, '0' = Off
ST0	For Future Use	"0"

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Note: ST0, ST5, ST9, ST11-ST15, ST19, ST23, ST24 are set to '0', when RGB I/E




**NOVATEK CONFIDENTIAL
NO DISCLOSURE**

Restriction	-																																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th colspan="4">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td colspan="4">Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td colspan="4">Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td colspan="4">Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td colspan="4">Yes</td> </tr> <tr> <td>Sleep In</td> <td colspan="4">Yes</td> </tr> </tbody> </table>				Status	Availability				Normal Mode On, Idle Mode Off, Sleep Out	Yes				Normal Mode On, Idle Mode On, Sleep Out	Yes				Partial Mode On, Idle Mode Off, Sleep Out	Yes				Partial Mode On, Idle Mode On, Sleep Out	Yes				Sleep In	Yes			
Status	Availability																																	
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																	
Normal Mode On, Idle Mode On, Sleep Out	Yes																																	
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																	
Partial Mode On, Idle Mode On, Sleep Out	Yes																																	
Sleep In	Yes																																	
Default	<table border="1"> <thead> <tr> <th>Status</th> <th colspan="4">Default Value (ST31 to ST0):</th> </tr> <tr> <th></th> <th>ST[31:24]</th> <th>ST[23:16]</th> <th>ST[15:8]</th> <th>ST[7:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0000-0000</td> <td>0110-0001</td> <td>0000-0000</td> <td>0000-0000</td> </tr> <tr> <td>S/W Reset</td> <td>0xxx-xx00</td> <td>0xxx-0001</td> <td>0000-0000</td> <td>0000-0000</td> </tr> <tr> <td>H/W Reset</td> <td>0000-0000</td> <td>0110-0001</td> <td>0000-0000</td> <td>0000-0000</td> </tr> </tbody> </table>				Status	Default Value (ST31 to ST0):					ST[31:24]	ST[23:16]	ST[15:8]	ST[7:0]	Power On Sequence	0000-0000	0110-0001	0000-0000	0000-0000	S/W Reset	0xxx-xx00	0xxx-0001	0000-0000	0000-0000	H/W Reset	0000-0000	0110-0001	0000-0000	0000-0000					
Status	Default Value (ST31 to ST0):																																	
	ST[31:24]	ST[23:16]	ST[15:8]	ST[7:0]																														
Power On Sequence	0000-0000	0110-0001	0000-0000	0000-0000																														
S/W Reset	0xxx-xx00	0xxx-0001	0000-0000	0000-0000																														
H/W Reset	0000-0000	0110-0001	0000-0000	0000-0000																														
Flow Chart	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Serial I/F Mode</p> </div> <div style="text-align: center;"> <p>Parallel I/F Mode</p> </div> </div> <div style="margin-top: 10px;"> <p>Legend</p> <ul style="list-style-type: none"> command Parameter Display Action Mode Sequential transfer </div>																																	

6.1.5 RDDPM (0Ah): Read Display Power Mode

0Ah	RDDPM (Read Display Power Mode)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDDPM	0	↑	1	-	0	0	0	0	1	0	1	0	(0Ah)
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	↑		BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	D1	D0	08h

NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:	
	Bit	Description
	BSTON	Booster Voltage Status "1"=Booster on, "0"=Booster off
	IDMON	Idle Mode On/Off "1" = Idle Mode On, "0"= Idle Mode Off
	PTLON	Partial Mode On/Off "1" = Partial Mode On, "0" = Partial Mode Off
	SLPOUT	Sleep In/Out "1" = Sleep Out, "0" = Sleep In
	NORON	Display Normal Mode On/Off "1" = Normal Display, "0" = Partial Display
	DISON	Display On/Off "1" = Display On, "0" = Display Off
Restriction	D1	Not Used "0"
	D0	Not Used "0"
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes
Default	Status	Default Value (D7 to D0)
	Power On Sequence	08h (0000_1000)
	S/W Reset	08h (0000_1000)
	H/W Reset	08h (0000_1000)
Flow Chart	Serial I/F Mode	Parallel I/F Mode
		
Legend 		


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.6 RDDMADCTR (0Bh): Read Display MADCTR

0BH	RDDMADCTR (Read Display MADCTR)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDDMADCTR	0	↑	1	-	0	0	0	0	1	0	1	1	(0Bh)
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	↑		MX	MY	MV	ML	RGB	MH	D1	D0	00h

NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:	
	Bit	Description
	MX	Row Address Order
	MY	Column Address Order
	MV	Row/Column Order (MV)
	ML	Scan Address Order
	RGB	RGB/BGR Order
	MH	Display data latch order
	D1	Not Used
	D0	Not Used
Restriction		
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
Default	Status	Default Value (D7 to D0)
	Power On Sequence	00h (0000_0000)
	S/W Reset	No change
Flow Chart	Serial I/F Mode	Parallel I/F Mode
		


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.7 RDDCOLMOD (0Ch): Read Display Pixel Format

0Ch	RDDCOLMOD (Read Display Pixel Format)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDDCOLMOD	0	↑	1	-	0	0	0	0	1	1	0	0	(0Ch)
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	↑	-	VIPF3	VIPF2	VIPF1	VIPF0	D3	IFPF2	IFPF1	IFPF0	66h

NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:	
	Bit	Description
	VIPF3	RGB Interface Color Format
	VIPF2	
	VIPF1	
	VIPF0	
	D3	"0" (Not Used)
IFPF2	Control Interface Color Format	
D1		
D0		
Restriction	-	
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes	
Default	Status	Default Value
	Power On Sequence	66h (18 bit/pixel)
	S/W Reset	No Change
	H/W Reset	66h (18 bit/pixel)
Flow Chart	Serial I/F Mode	Parallel I/F Mode
		


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.8 RDDIM (0Dh): Read Display Image Mode

0DH	RDDIM (Read Display Image Mode)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDDIM	0	↑	1	-	0	0	0	0	1	1	0	1	(0Dh)
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	↑	-	VSSON	D6	INVON	D4	D3	GCS2	GCS 1	GCS 0	00h

NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:	
	Bit	Description
	VSSON	Vertical Scrolling On/Off "1" = Vertical scrolling is On, "0" = Vertical scrolling is Off
	D6	Horizontal Scrolling On/Off "0" (Not used)
	INVON	Inversion On/Off "1" = Inversion is On, "0" = Inversion is Off
	D4	All Pixels On "0" (Not used)
	D3	All Pixels Off "0" (Not used)
	GCS2 GCS1 GCS0	Gamma Curve Selection "000" = GC0 (Gamma 2.2) "001" = GC1 (Gamma 1.8) "010" = GC2 (Gamma 2.5) "011" = GC3 (Gamma 1.0) "100" to "111" = Not defined
Restriction		
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes
Default	Status	Default Value (D7 to D0)
	Power On Sequence	00h (0000_0000)
	S/W Reset	00h (0000_0000)
Flow Chart		




2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.9 RDDSM (0Eh): Read Display Signal Mode

0EH	RDDSM (Read Display Signal Mode)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDDSM	0	↑	1	-	0	0	0	0	1	1	1	0	(0Eh)
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	↑	-	TEON	TELOM	HSON	VSON	PCKON	DEON	D1	D0	00h

NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:	
	Bit	Description
	TEON	Tearing Effect Line On/Off "1" = On, "0" = Off
	TELOM	Tearing effect line mode "0" = mode1, "1" = mode2
	HSON	Horizontal Sync. (RGB I/F) On/Off "1" = On, "0" = Off
	VSON	Vertical Sync. (RGB I/F) On/Off "1" = On, "0" = Off
	PCKON	Pixel Clock (PCLK, RGB I/F) On/Off "1" = On, "0" = Off
	DEON	Data Enable (DE, RGB I/F) On/Off "1" = On, "0" = Off
Restriction	D1	Not Used "1" = On, "0" = Off
	D0	Not Used "1" = On, "0" = Off
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
Default	Status	Default Value (D7 to D0)
	Power On Sequence	00h (0000_0000)
	S/W Reset	00h (0000_0000)
	Sleep In	Yes
Flow Chart	Serial I/F Mode	Parallel I/F Mode
		
		


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.10 RDDSDR (0Fh): Read Display Self-Diagnostic Result

0FH	RDDSD (Read Display Self-Diagnostic Result)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDDSDR	0	↑	1	-	0	0	0	0	1	1	1	1	(0Fh)
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	↑	-	RELD	FUND	ATTD	BRD	D3	D2	D1	D0	00h


NOTE: "-" Don't care

Description	This command indicates the current status of the display as described in the table below:													
	Bit	Description												
	RELD	Register Loading Detection												
	FUND	Functionality Detection												
	ATTD	Chip Attachment Detection												
	BRD	Display Glass Break Detection												
	D3	Not Used												
	D2	Not Used												
Restriction	-													
	Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
		Status	Availability											
		Normal Mode On, Idle Mode Off, Sleep Out	Yes											
		Normal Mode On, Idle Mode On, Sleep Out	Yes											
		Partial Mode On, Idle Mode Off, Sleep Out	Yes											
Partial Mode On, Idle Mode On, Sleep Out		Yes												
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value (D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h (0000_0000)</td> </tr> <tr> <td>S/W Reset</td> <td>00h (0000_0000)</td> </tr> </tbody> </table>	Status	Default Value (D7 to D0)	Power On Sequence	00h (0000_0000)	S/W Reset	00h (0000_0000)							
	Status	Default Value (D7 to D0)												
	Power On Sequence	00h (0000_0000)												
S/W Reset	00h (0000_0000)													
Flow Chart														

6.1.11 SLPIN (10h): Sleep In


10H	SLPIN (Sleep In)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
SLPIN	0	↑	1	-	0	0	0	1	0	0	0	0	(10h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	<p>-This command causes the LCD module to enter the minimum power consumption mode. -In this mode the DC/DC converter is stopped, Internal display oscillator is stopped, and panel scanning is stopped.</p>  <p>-M-PU interface and memory are still working and the memory keeps its contents.</p>												
Restriction	<p>-This command has no effect when module is already in sleep in mode. Sleep In Mode can only be exit by the Sleep Out Command (11h). -It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits to stabilize. -It will be necessary to wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.</p>												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep in mode</td> </tr> <tr> <td>S/W Reset</td> <td>Sleep in mode</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Sleep in mode	S/W Reset	Sleep in mode						
Status	Default Value												
Power On Sequence	Sleep in mode												
S/W Reset	Sleep in mode												

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.




NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.12 SLPOUT (11h): Sleep Out


11H	SLPOUT (Sleep Out)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
SLPOUT	0	↑	1	-	0	0	0	1	0	0	0	1	(11h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	<p>This command turns off sleep mode. In this mode the DC/DC converter is enabled, Internal display oscillator is started, and panel scanning is started.</p> 												
Restriction	<p>This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be exit by the Sleep In Command (10h). It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits to stabilize. NT3916 loads all default values of extended and test command to the registers during this 5msec and there cannot be any abnormal visual effect on the display image if those default and register values are same when this load is done and when the NT3916 is already Sleep Out -mode. NT3916 is doing self-diagnostic functions during this 5msec. See also section 5.14. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.</p>												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep in mode</td> </tr> <tr> <td>S/W Reset</td> <td>Sleep in mode</td> </tr> <tr> <td>H/W Reset</td> <td>Sleep in mode</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Sleep in mode	S/W Reset	Sleep in mode	H/W Reset	Sleep in mode				
Status	Default Value												
Power On Sequence	Sleep in mode												
S/W Reset	Sleep in mode												
H/W Reset	Sleep in mode												

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.13 PTLON (12h): Partial Display Mode On

12H	PTLON (Partial Display Mode On)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
PTLON	0	↑	1	-	0	0	0	1	0	0	1	0	(12h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	-This command turns on Partial mode. The partial mode window is described by the Partial Area command (30H) -To leave Partial mode, the Normal Display Mode On command (13H) should be written. -There is no abnormal visual effect during mode change between Normal mode On <-> Partial mode On.	
Restriction	-This command has no effect when Partial mode is active.	
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	Normal Mode On
	S/W Reset	Normal Mode On
	H/W Reset	Normal Mode On
Flow Chart	See Partial Area (30h)	

NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.14 NORON (13h): Normal Display Mode On

13H	NORON (Normal Display Mode On)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
NORON	0	↑	1	-	0	0	0	1	0	0	1	1	(13h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	-This command returns the display to normal mode. -Normal display mode on means Partial mode off, Scroll mode Off. -Exit from NORON by the Partial mode On command (12h) -There is no abnormal visual effect during mode change from Normal mode On to Partial mode On.	
Restriction	-This command has no effect when Normal Display mode is active.	
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	Normal Mode On
	S/W Reset	Normal Mode On
	H/W Reset	Normal Mode On
Flow Chart	-See Partial Area and Vertical Scrolling Definition Descriptions for details of when to use this command	



2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.15 INVOFF (20h): Display Inversion Off

20H	INVOFF (Display Inversion Off)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
INVOFF	0	↑	1	-	0	0	1	0	0	0	0	0	(20h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	<p>This command is used to recover from display inversion mode. This command makes no change of contents of frame memory. This command does not change any other status.</p> <p style="text-align: center;">(Example)</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="font-size: 2em;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div>												
Restriction	This command has no effect when module is already inversion off mode.												
Register Availability	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Inversion off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Inversion off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Display Inversion off	S/W Reset	Display Inversion off	H/W Reset	Display Inversion off				
Status	Default Value												
Power On Sequence	Display Inversion off												
S/W Reset	Display Inversion off												
H/W Reset	Display Inversion off												
Flow Chart	<div style="border: 1px dashed black; padding: 10px;"> <p style="text-align: center;">Legend</p> <div style="display: flex; flex-direction: column; gap: 5px;"> <div style="border: 1px solid black; width: 100px; height: 15px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 15px; transform: rotate(-15deg); margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 15px; border-radius: 5px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 15px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 15px; border-radius: 5px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 15px; border-radius: 5px; margin-bottom: 5px;"></div> </div> </div> <div style="margin-top: 20px;"> <pre> graph TD A([Display Inversion On Mode]) --> B[/INVOFF(20h)/] B --> C([Display Inversion OFF Mode]) </pre> </div>												



2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.16 INVON (21h): Display Inversion On

21H	INVON (Display Inversion On)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
INVON	0	↑	1	-	0	0	1	0	0	0	0	1	(21h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	<p>This command is used to enter into display inversion mode This command makes no change of contents of frame memory. This command does not change any other status. To exit from Display Inversion On, the Display Inversion Off command (20h) should be written.</p> <p>(Example)</p> <div style="display: flex; align-items: center; justify-content: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="margin: 0 20px;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div>												
Restriction	This command has no effect when module is already Inversion On mode.												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Inversion off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Inversion off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Display Inversion off	S/W Reset	Display Inversion off	H/W Reset	Display Inversion off				
Status	Default Value												
Power On Sequence	Display Inversion off												
S/W Reset	Display Inversion off												
H/W Reset	Display Inversion off												
Flow Chart	<div style="border: 1px dashed black; padding: 10px;"> <p style="text-align: center;">Legend</p> <div style="display: flex; flex-direction: column; gap: 5px;"> <div style="border: 1px solid black; width: 100px; height: 20px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; transform: rotate(-15deg); margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; border-radius: 10px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; border-radius: 10px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100px; height: 20px; border-radius: 10px; margin-bottom: 5px;"></div> </div> </div> <div style="text-align: center;"> <div style="border: 1px solid black; border-radius: 15px; width: 150px; height: 30px; margin: 0 auto 10px auto; display: flex; align-items: center; justify-content: center;"> Display Inversion On Mode </div> <div style="margin: 0 auto 10px auto;">↓</div> <div style="border: 1px solid black; width: 100px; height: 30px; margin: 0 auto; display: flex; align-items: center; justify-content: center;"> INVON (21h) </div> <div style="margin: 0 auto 10px auto;">↓</div> <div style="border: 1px solid black; border-radius: 15px; width: 150px; height: 30px; margin: 0 auto; display: flex; align-items: center; justify-content: center;"> Display Inversion OFF Mode </div> </div>												








2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.17 GAMSET (26h): Gamma Set

26H	GAMSET (Gamma Set)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
GAMSET	0	↑	1	-	0	0	1	0	0	1	0	1	(26h)
1 st parameter	1	↑	1	-	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	01h










NOTE: "-" Don't care

Description	-This command is used to select the desired Gamma curve for the current display. A maximum of 4 curves can be selected. The curves are defined in section 5.3 . The curve is selected by setting the appropriate bit in the parameter as described in the Table.	
	GC[7:0]	Parameter
	01h	GC0
	02h	GC1
	04h	GC2
	08h	GC3
Note: All other values are undefined.		
Restriction	-Values of GC [7:0] not shown in table above are invalid and will not change the current selected Gamma curve until valid is received.	
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	01h
	S/W Reset	01h
	H/W Reset	01h
Flow Chart	<div style="text-align: center;"> <p>Partial Mode</p>  </div> <div style="float: right; border: 1px dashed black; padding: 5px; margin-top: 10px;"> <p>Legend</p> <ul style="list-style-type: none">  command  Parameter  Display  Action  Mode  Sequential transfer </div>	

6.1.18 DISPOFF (28h): Display Off

28H	DISPOFF (Display Off)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
DISPOFF	0	↑	1	-	0	0	1	0	1	0	0	0	(28h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	<p>-This command is used to enter into DISPLAY OFF mode. In this mode, the output from -Frame Memory is disabled and blank page inserted.</p> <p>-This command makes no change of contents of frame memory.</p> <p>-This command does not change any other status.</p> <p>-There will be no abnormal visible effect on the display.</p> <p>-Exit from this command by Display On (29h)</p> <p style="text-align: center;">(Example)</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="font-size: 2em;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div>													
Restriction	This command has no effect when module is already in Display Off mode.													
Register Availability	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display off</td> </tr> <tr> <td>S/W Reset</td> <td>Display off</td> </tr> <tr> <td>H/W Reset</td> <td>Display off</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	Display off	S/W Reset	Display off	H/W Reset	Display off				
Status	Default Value													
Power On Sequence	Display off													
S/W Reset	Display off													
H/W Reset	Display off													
Flow Chart	<div style="display: flex; justify-content: space-between;"> <div style="width: 60%;">  <pre> graph TD A([Display On Mode]) --> B[DISPOFF (28h)] B --> C([Display Off Mode]) </pre> </div> <div style="width: 35%; border: 1px dashed black; padding: 5px;"> <p style="text-align: center;">Legend</p> <ul style="list-style-type: none">  command  Parameter  Display  Action  Mode  Sequential transfer </div> </div>													



2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.19 DISPON (29h): Display On


29H	DISPON (Display On)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
DISPON	0	↑	1	-	0	0	1	0	1	0	0	1	(29h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	<p>-This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled. -This command makes no change of contents of frame memory. -This command does not change any other status.</p> <p style="text-align: center;">(Example)</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>Memory</p>  </div> <div style="font-size: 2em;">→</div> <div style="text-align: center;"> <p>Display</p>  </div> </div>													
Restriction	-This command has no effect when module is already in Display On mode													
Register Availability	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1" style="width: 100%;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display off</td> </tr> <tr> <td>S/W Reset</td> <td>Display off</td> </tr> <tr> <td>H/W Reset</td> <td>Display off</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	Display off	S/W Reset	Display off	H/W Reset	Display off				
Status	Default Value													
Power On Sequence	Display off													
S/W Reset	Display off													
H/W Reset	Display off													

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.




NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.20 CASET (2Ah): Column Address Set


2Ah	CASET (Column Address Set)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
CASET	0	↑	1	-	0	0	1	0	1	0	1	0	(2Ah)
1 st Parameter	1	↑	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	-
2 nd Parameter	1	↑	1	-	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	-
3 rd Parameter	1	↑	1	-	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	-
4 th Parameter	1	↑	1	-	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	-

NOTE: "-" Don't care

Description	<p>-This command is used to define area of frame memory where MPU can access.</p> <p>-This command makes no change on the other driver status.</p> <p>-The value of XS [15:0] and XE [15:0] are referred when RAMWR command comes.</p> <p>-Each value represents one column line in the Frame Memory.</p> <p>(Example)</p> 												
Restriction	<p>XS [15:0] always must be equal to or less than XE [15:0]</p> <p>When XS [15:0] or XE [15:0] is greater than maximum address like below, data of out of range will be ignored.</p> <ol style="list-style-type: none"> 176X220 memory base (GM='00') (Parameter range: 0<XS[15:0]< XE[15:0]<175) , MV='0' (Parameter range: 0<XS[15:0]< XE[15:0]<219) , MV='1' 176X176 memory base (GM='01') (Parameter range: 0<XS[15:0]< XE[15:0]<175) , MV='0' (Parameter range: 0<XS[15:0]< XE[15:0]<175) , MV='1' 176X132 memory base (GM='11') (Parameter range: 0<XS[15:0]< XE[15:0]<175) , MV='0' (Parameter range: 0<XS[15:0]< XE[15:0]<131) , MV='1' 												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												

2006/11/17


With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Default	1. 176X220 memory base (GM='00')	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>XS [15:0]</th> <th>XE [15:0] (MV=0)</th> <th>XE [15:0] (MV=1)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0000h</td> <td colspan="2">00AFh (175d)</td> </tr> <tr> <td>S/W Reset</td> <td>0000h</td> <td>00AFh (175d)</td> <td>00DBh (219d)</td> </tr> <tr> <td>H/W Reset</td> <td>0000h</td> <td colspan="2">00AFh (175d)</td> </tr> </tbody> </table>			Status	Default Value			XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)	Power On Sequence	0000h	00AFh (175d)		S/W Reset	0000h	00AFh (175d)	00DBh (219d)	H/W Reset	0000h	00AFh (175d)	
	Status	Default Value																					
		XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)																			
	Power On Sequence	0000h	00AFh (175d)																				
	S/W Reset	0000h	00AFh (175d)	00DBh (219d)																			
	H/W Reset	0000h	00AFh (175d)																				
	2. 176X176 memory base (GM='01')	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>XS [15:0]</th> <th>XE [15:0] (MV=0)</th> <th>XE [15:0] (MV=1)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0000h</td> <td colspan="2">00AFh (175d)</td> </tr> <tr> <td>S/W Reset</td> <td>0000h</td> <td>00AFh (175d)</td> <td>00AFh (175d)</td> </tr> <tr> <td>H/W Reset</td> <td>0000h</td> <td colspan="2">00AFh (175d)</td> </tr> </tbody> </table>			Status	Default Value			XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)	Power On Sequence	0000h	00AFh (175d)		S/W Reset	0000h	00AFh (175d)	00AFh (175d)	H/W Reset	0000h	00AFh (175d)	
	Status	Default Value																					
		XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)																			
	Power On Sequence	0000h	00AFh (175d)																				
S/W Reset	0000h	00AFh (175d)	00AFh (175d)																				
H/W Reset	0000h	00AFh (175d)																					
3. 176X132 memory base (GM='11')	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>XS [15:0]</th> <th>XE [15:0] (MV=0)</th> <th>XE [15:0] (MV=1)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0000h</td> <td colspan="2">00AFh (175d)</td> </tr> <tr> <td>S/W Reset</td> <td>0000h</td> <td>00AFh (175d)</td> <td>0083h (131d)</td> </tr> <tr> <td>H/W Reset</td> <td>0000h</td> <td colspan="2">00AFh (175d)</td> </tr> </tbody> </table>			Status	Default Value			XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)	Power On Sequence	0000h	00AFh (175d)		S/W Reset	0000h	00AFh (175d)	0083h (131d)	H/W Reset	0000h	00AFh (175d)		
Status	Default Value																						
	XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)																				
Power On Sequence	0000h	00AFh (175d)																					
S/W Reset	0000h	00AFh (175d)	0083h (131d)																				
H/W Reset	0000h	00AFh (175d)																					
Flow Chart	 <pre> graph TD CASET[CASET 2Ah] --> P1[/1st & 2nd Parameter: XS[15:0] 3rd & 4th Parameter: XE[15:0]/] P1 --> RASET[RASET 2Bh] RASET --> P2[/1st & 2nd Parameter: YS[15:0] 3rd & 4th Parameter: YE[15:0]/] P2 --> RAMWR[RAMWR 2Ch] RAMWR --> ID([Image Data D1[17:0], D2[17:0]... Dn[17:0]]) ID --> AC[Any Command] </pre> <p>Legend</p> <ul style="list-style-type: none"> command: trapezoid Parameter: parallelogram Display: rounded rectangle Action: arrow Mode: rounded rectangle Sequential transfer: oval 																						

6.1.21 RASET (2Bh): Row Address Set


2Bh	RASET (RowAddress Set)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RASET	0	↑	1	-	0	0	1	0	1	0	1	1	(2Bh)
1 st Parameter	1	↑	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	-
2 nd Parameter	1	↑	1	-	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	-
3 rd Parameter	1	↑	1	-	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	-
4 th Parameter	1	↑	1	-	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	-

NOTE: "-" Don't care

Description	<p>-This command is used to define area of frame memory where MPU can access.</p> <p>-This command makes no change on the other driver status.</p> <p>-The value of YS [15:0] and YE [15:0] are referred when RAMWR command comes.</p> <p>-Each value represents one column line in the Frame Memory.</p> <p>(Example)</p> 												
Restriction	<p>YS [15:0] always must be equal to or less than YE [15:0]</p> <p>When YS [15:0] or YE [15:0] are greater than maximum row address like below, data of out of range will be ignored.</p> <ol style="list-style-type: none"> 176X220 memory base (GM='00') (Parameter range: 0<YS[15:0]< YE[15:0]<219) , MV="0" (Parameter range: 0<YS[15:0]< YE[15:0]<175) , MV="1" 176X176 memory base (GM='01') (Parameter range: 0<YS[15:0]< YE[15:0]<175) , MV="0" (Parameter range: 0<YS[15:0]< YE[15:0]<175) , MV="1" 176X132 memory base (GM='11') (Parameter range: 0<YS[15:0]< YE[15:0]<131) , MV="0" (Parameter range: 0<YS[15:0]< YE[15:0]<175) , MV="1" 												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Default	1. 176X220 memory base (GM='00')																			
	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>YS [15:0]</th> <th>YE [15:0] (MV=0)</th> <th>YE [15:0] (MV=1)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0000h</td> <td colspan="2">00DBh (219d)</td> </tr> <tr> <td>S/W Reset</td> <td>0000h</td> <td>00DBh (219d)</td> <td>00AFh (175d)</td> </tr> <tr> <td>H/W Reset</td> <td>0000h</td> <td colspan="2">00DBh (219d)</td> </tr> </tbody> </table>	Status	Default Value			YS [15:0]	YE [15:0] (MV=0)	YE [15:0] (MV=1)	Power On Sequence	0000h	00DBh (219d)		S/W Reset	0000h	00DBh (219d)	00AFh (175d)	H/W Reset	0000h	00DBh (219d)	
	Status		Default Value																	
		YS [15:0]	YE [15:0] (MV=0)	YE [15:0] (MV=1)																
	Power On Sequence	0000h	00DBh (219d)																	
	S/W Reset	0000h	00DBh (219d)	00AFh (175d)																
	H/W Reset	0000h	00DBh (219d)																	
	2. 176X176 memory base (GM='01')																			
	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>XS [15:0]</th> <th>XE [15:0] (MV=0)</th> <th>XE [15:0] (MV=1)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0000h</td> <td colspan="2">00AFh (175d)</td> </tr> <tr> <td>S/W Reset</td> <td>0000h</td> <td>00AFh (175d)</td> <td>00AFh (175d)</td> </tr> <tr> <td>H/W Reset</td> <td>0000h</td> <td colspan="2">00AFh (175d)</td> </tr> </tbody> </table>	Status	Default Value			XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)	Power On Sequence	0000h	00AFh (175d)		S/W Reset	0000h	00AFh (175d)	00AFh (175d)	H/W Reset	0000h	00AFh (175d)	
	Status		Default Value																	
		XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)																
	Power On Sequence	0000h	00AFh (175d)																	
S/W Reset	0000h	00AFh (175d)	00AFh (175d)																	
H/W Reset	0000h	00AFh (175d)																		
3. 176X132 memory base (GM='11')																				
<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>XS [15:0]</th> <th>XE [15:0] (MV=0)</th> <th>XE [15:0] (MV=1)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0000h</td> <td colspan="2">0083h (131d)</td> </tr> <tr> <td>S/W Reset</td> <td>0000h</td> <td>0083h (131d)</td> <td>00AFh (175d)</td> </tr> <tr> <td>H/W Reset</td> <td>0000h</td> <td colspan="2">0083h (131d)</td> </tr> </tbody> </table>	Status	Default Value			XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)	Power On Sequence	0000h	0083h (131d)		S/W Reset	0000h	0083h (131d)	00AFh (175d)	H/W Reset	0000h	0083h (131d)		
Status		Default Value																		
	XS [15:0]	XE [15:0] (MV=0)	XE [15:0] (MV=1)																	
Power On Sequence	0000h	0083h (131d)																		
S/W Reset	0000h	0083h (131d)	00AFh (175d)																	
H/W Reset	0000h	0083h (131d)																		
Flow Chart	<p style="text-align: center;">Partial Mode</p>  <pre> graph TD CASET[CASET 2Ah] --> Param1[1st & 2nd Parameter: XS[15:0] 3rd & 4th Parameter: XE[15:0]] Param1 --> RASET[RASET 2Bh] RASET --> Param2[1st & 2nd Parameter: YS[15:0] 3rd & 4th Parameter: YE[15:0]] Param2 --> RAMWR[RAMWR 2Ch] RAMWR --> ImageData([Image Data D1[17:0], D2[17:0], ... Dn[17:0]]) ImageData --> AnyCommand[Any Command] </pre> <p>Legend</p> <ul style="list-style-type: none"> command (trapezoid) Parameter (parallelogram) Display (oval) Action (arrowhead) Mode (rounded rectangle) Sequential transfer (oval with arrow) 																			

6.1.22 RAMWR (2Ch): Memory Write


2Ch	RAMWR (Memory Write)												
	Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0
RAMWR	0	↑	1	-	0	0	1	0	1	1	0	0	(2Ch)
1 st Parameter	1	↑	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-
:	1	↑	1	-	:	:	:	:	:	:	:	:	:
N th Parameter	1	↑	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-

NOTE: “-“ Don't care

Description	<p>-This command is used to transfer data MPU to frame memory.</p> <p>-This command makes no change to the other driver status.</p> <p><u>-When this command is accepted, the column register and the row register are reset to the Start Column/Start Row positions.</u></p> <p>-The Start Column/Start Row positions are different in accordance with MADCTR setting. (See section 5.2.4)</p> <p>-Then D [17:0] is stored in frame memory and the column register and the row register incremented as section 5.2.4</p> <p>-Sending any other command can stop Frame Write.</p>													
Restriction	<p>In all color modes, there is no restriction on length of parameters.</p> <ol style="list-style-type: none"> 176X220 memory base (GM='00') <p>176x220x18-bit memory can be written by this command Memory range: (0000h, 0000h) -> (00AFh, 0DBh)</p> <ol style="list-style-type: none"> 176X176 memory base (GM='01') <p>176x176x18-bit memory can be written by this command Memory range: (0000h, 0000h) -> (00AFh, 0AFh)</p> <ol style="list-style-type: none"> 176X132 memory base (GM='11') <p>176x132x18-bit memory can be written by this command Memory range: (0000h, 0000h) -> (00AFh, 084h)</p>													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>S/W Reset</td> <td>Contents of memory is not cleared</td> </tr> <tr> <td>H/W Reset</td> <td>Contents of memory is not cleared</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Contents of memory is set randomly	S/W Reset	Contents of memory is not cleared	H/W Reset	Contents of memory is not cleared					
Status	Default Value													
Power On Sequence	Contents of memory is set randomly													
S/W Reset	Contents of memory is not cleared													
H/W Reset	Contents of memory is not cleared													

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.23 RGBSET (2Dh): Color Setting for 4K, 65K and 262K


2Dh	RGBSET (Color Setting for 4K, 65K, and 262K)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RGBSET	0	↑	1	-	0	0	1	0	1	1	0	1	(2Dh)
1 st parameter	1	↑	1	-	-	-	R005	R004	R003	R002	R001	R000	-
:	1	↑	1	-	-	-	Rnn5	Rnn4	Rnn3	Rnn2	Rnn1	Rnn0	-
32 th parameter	1	↑	1	-	-	-	R315	R314	R313	R312	R311	R310	-
33 th parameter	1	↑	1	-	-	-	G005	G004	G003	G002	G001	G000	-
:	1	↑	1	-	-	-	Gnn5	Gnn4	Gnn3	Gnn2	Gnn1	Gnn0	-
96 th parameter	1	↑	1	-	-	-	G635	G634	G633	G632	G631	G630	-
97 th parameter	1	↑	1	-	-	-	B005	B004	B003	B002	B001	B000	-
:	1	↑	1	-	-	-	Bnn5	Bnn4	Bnn3	Bnn2	Bnn1	Bnn0	-
128 th parameter	1	↑	1	-	-	-	B315	B314	B313	B312	B311	B310	-

NOTE: "-" Don't care

Description	<p>This command is used to define the LUT for 12bit-to-18bit / 16-bit -to-18-bit color depth conversions. 128-Bytes must be written to the LUT regardless of the color mode. Only the values in section 5.2.8 are referred.</p> <p>In this condition, 4K-color (4-4-4), and 65K-color(5-6-5) data input are transferred 6(R)-6(G)-6(B) through RGB LUT table.</p> <p>This command has no effect on other commands/parameters and Contents of frame memory. Visible change takes effect next time the Frame Memory is written to.</p>													
Restriction	Do not send any command before the last data is sent or LUT is not defined correctly.													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>See Section 8.18</td> </tr> <tr> <td>S/W Reset</td> <td>Contents of the look-up table protected</td> </tr> <tr> <td>H/W Reset</td> <td>See Section 8.18</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	See Section 8.18	S/W Reset	Contents of the look-up table protected	H/W Reset	See Section 8.18				
Status	Default Value													
Power On Sequence	See Section 8.18													
S/W Reset	Contents of the look-up table protected													
H/W Reset	See Section 8.18													

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.




NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.24 RAMRD (2Eh): Memory Read

2Eh	RAMRD (Memory Read)												
	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RAMRD	0	↑	1	-	0	0	1	0	1	1	1	0	(2Eh)
1 st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd Parameter	1	1	↑	-	D17	D16	D15	D14	D13	D12	D11	D10	-
:	1	1	↑	-	:	:	:	:	:	:	:	:	:
N th Parameter	1	1	↑	-	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	-

NOTE: "-" "Don't care"

Description	<p>-This command is used to transfer data from frame memory to MPU.</p> <p>-This command makes no change to the other driver status.</p> <p>-When this command is accepted, <u>the column register and the row register are reset to the Start Column/Start Row positions.</u></p> <p>-The Start Column/Start Row positions are different in accordance with MADCTR setting. (See section 5.2.4)</p> <p>-Then D[17:0] is read back from the frame memory and the column register and the row register incremented as section 5.2.4</p> <p>-Frame Read can be canceled by sending any other command.</p> <p>-See section 5.2.1 "Display Data Format" for color coding (18 bit cases), when there is used 8, 9, 16 or 18 data lines for image data.</p>												
Restriction	In all color modes, the Frame Read is always 24-bit and there is no restriction on length of parameters. Note – Memory Read is only possible via the Parallel Interface.												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>S/W Reset</td> <td>Contents of memory is not cleared</td> </tr> <tr> <td>H/W Reset</td> <td>Contents of memory is not cleared</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Contents of memory is set randomly	S/W Reset	Contents of memory is not cleared	H/W Reset	Contents of memory is not cleared				
Status	Default Value												
Power On Sequence	Contents of memory is set randomly												
S/W Reset	Contents of memory is not cleared												
H/W Reset	Contents of memory is not cleared												
Flow Chart													


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.25 PTLAR (30h): Partial Area







30h	PTLAR (Partial Area)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
PTLAR	0	↑	1	-	0	0	1	1	0	0	0	0	(30h)
1 st parameter	1	↑	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	-
2 nd parameter	1	↑	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	-
3 rd parameter	1	↑	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	-
4 th parameter	1	↑	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	-

NOTE: "- " Don't care



2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



Restriction	-		
Register Availability	Status	Availability	
	Normal Mode On, Idle Mode Off, Sleep Out	Yes	
	Normal Mode On, Idle Mode On, Sleep Out	Yes	
	Partial Mode On, Idle Mode Off, Sleep Out	Yes	
	Partial Mode On, Idle Mode On, Sleep Out	Yes	
	Sleep In	Yes	
Default	1. 176X220 memory base (GM='00')		
	Status	Default Value	
		PSL [15:0]	PEL [15:0]
	Power On Sequence		
	S/W Reset	0000h	00DBh
	H/W Reset		
	2. 176X176 memory base (GM='01')		
	Status	Default Value	Default Value
		PSL [15:0]	PEL [15:0]
	Power On Sequence		
	S/W Reset	0000h	00AFh
	H/W Reset		
3. 176X132 memory base (GM='11')			
Status	Default Value	Default Value	
	PSL [15:0]	PEL [15:0]	
Power On Sequence			
S/W Reset	0000h	0083h	
H/W Reset			
Flow Chart	<p>1. To Enter Partial Mode</p> <pre> graph TD A[PTLAR(30h)] --> B[/1st & 2nd Parameter: PSL[15:0]/] B --> C[/3rd & 4th Parameter: PEL[15:0]/] C --> D[/PTLON(12h)/] D --> E([Partial Mode]) </pre>		
	<p>2. To Exit Partial Mode</p> <pre> graph TD A([Partial Mode]) --> B[/DISPOFF(28h)/] B --> C[/NORON(13h)/] C --> D([Partial Mode OFF]) D --> E[/RAMRW(2Ch)/] E --> F([Image Data D1[17:0], D2[17:0]Dn[17:0]]) F --> G[/DISPON(29h)/] </pre>		
	<p>Optional To prevent Tearing Effect Image display</p>		
	<p>Legend</p> <ul style="list-style-type: none">  command  Parameter  Display  Action  Mode  Sequential transfer 		

6.1.26 SCRLAR (33h): Scroll Area

33h	SCRLAR (Scroll Area)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
SCRLAR	0	↑	1	-	0	0	1	1	0	0	1	1	(33h)
1 st parameter	1	↑	1	-	TFA15	TFA14	TFA13	TFA12	TFA11	TFA10	TFA9	TFA8	-
2 nd parameter	1	↑	1	-	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	-
3 rd parameter	1	↑	1	-	VSA15	VSA14	VSA13	VSA12	VSA11	VSA10	VSA9	VSA8	-
4 th parameter	1	↑	1	-	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	-
5 th parameter	1	↑	1	-	BFA15	BFA14	BFA13	BFA12	BFA11	BFA10	BFA9	BFA8	-
6 th parameter	1	↑	1	-	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	-

NOTE: "-" Don't care

NOVATEK CONFIDENTIAL
NO DISCLOSURE


<p>Description</p>	<p>This command defines the Vertical Scrolling Area of the display.</p> <p>When MADCTL ML=0</p> <ul style="list-style-type: none"> – The 1st & 2nd parameter TFA [15:0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display). – The 3rd & 4th parameter VSA [15:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address) – The first line appears immediately after the bottom most line of the Top Fixed Area. – The 5th & 6th parameter BFA [15:0] describes the Bottom Fixed Area (in No. of lines from TFA, Bottom of the Frame Memory and Display). – TFA, VSA and BFA refer to the Frame Memory row address  <p>When MADCTL ML=1</p> <ul style="list-style-type: none"> – The 1st & 2nd parameter TFA [15:0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). – The 3rd & 4th parameter VSA [15:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address) – The first line appears immediately after the bottom most line of the Top Fixed Area. – The 5th & 6th parameter BFA [15:0] describes the Bottom Fixed Area (in No. of lines from TFA, Top of the Frame Memory and Display).  <p>See Section 5.2.4 for details of the Memory to Display Mapping.</p>												
<p>Restriction</p>	<p>The condition is TFA+VSA+BFA=220 in 176RGBx220(GM="00")</p> <p>The condition is TFA+VSA+BFA=176 in 176RGBx176(GM="01")</p> <p>The condition is TFA+VSA+BFA=132 in 176RGBx132(GM="11")</p> <p>-otherwise scrolling mode is undefined.</p> <p>-In Vertical Scroll Mode, MADCTR parameter MV should be set to '0'-this only affects the Frame Memory Write.</p>												
<p>Register Availability</p>	<table border="1" data-bbox="267 1659 1015 1850"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												



2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Default	1. 176X220 memory base (GM='00')	Default Value		
	Status	TFA [15:0]	VSA [15:0]	BFA [15:0]
	Power On Sequence			
	S/W Reset	0000h	00DCh	0000h
	H/W Reset			
	2. 176X176 memory base (GM='01')	Default Value		
	Status	TFA [15:0]	VSA [15:0]	BFA [15:0]
	Power On Sequence			
	S/W Reset	0000h	00B0h	0000h
	H/W Reset			
	3. 176X132 memory base (GM='11')	Default Value		
	Status	TFA [15:0]	VSA [15:0]	BFA [15:0]
	Power On Sequence			
	S/W Reset	0000h	0084h	0000h
	H/W Reset			

NOVATEK CONFIDENTIAL
NO DISCLOSURE




2. Continuous Scroll:

3. To Exit Vertical Scroll Mode:


NOTE: Scroll Mode can be exit by both the Normal Display Mode On(13h) and Partial Mode On(12h) commands.

6.1.27 TEOFF (34h): Tearing Effect Line OFF

34h		TEOFF (Tearing Effect Line OFF)											
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
TEOFF	0	↑	1	-	0	0	1	1	0	1	0	0	(34h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	-This command is used to turn OFF (Active Low) the Tearing Effect output signal from the TE signal line.			
Restriction	-This command has no effect when Tearing Effect output is already OFF.			
Register Availability	Status		Availability	
	Normal Mode On, Idle Mode Off, Sleep Out		Yes	
	Normal Mode On, Idle Mode On, Sleep Out		Yes	
	Partial Mode On, Idle Mode Off, Sleep Out		Yes	
	Partial Mode On, Idle Mode On, Sleep Out		Yes	
	Sleep In		Yes	
Default	Status		Default Value	
			RCM="00"	RCM="01"
	Power On Sequence	Off	Off	On
	S/W Reset	Off	Off	On
	H/W Reset	Off	Off	On
Flow Chart	 <pre> graph TD A([TE Line Output ON]) --> B[/TEOFF (34h)/] B --> C([TE Line Output OFF]) </pre>			

2006/11/17


With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.28 TEON (35h): Tearing Effect Line ON

35h	TEON (Tearing Effect Line ON)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
TEON	0	↑	1	-	0	0	1	1	0	1	0	1	(35h)
Parameter	1	↑	1	-	-	-	-	-	-	-	-	M	00h

NOTE: "-"="Don't care"

Description	<p>-This command is used to turn ON the Tearing Effect output signal from the TE signal line. -This output is not affected by changing MADCTR bit ML. -The Tearing Effect Line On has one parameter, which describes the mode of the Tearing Effect Output Line. ("="="Don't Care).</p>															
	<p>—When M=0': The Tearing Effect Output line consists of V-Blanking information only.</p> <p>—When M=1': The Tearing Effect Output line consists of both V-Blanking and H-Blanking information.</p> <p><i>Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low.</i></p>															
Restriction	<p>-This command has no effect when Tearing Effect output is already OFF.</p>															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability															
Normal Mode On, Idle Mode Off, Sleep Out	Yes															
Normal Mode On, Idle Mode On, Sleep Out	Yes															
Partial Mode On, Idle Mode Off, Sleep Out	Yes															
Partial Mode On, Idle Mode On, Sleep Out	Yes															
Sleep In	Yes															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>RCM="00"</th> <th>RCM="01"</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Off</td> <td>On (M=0)</td> </tr> <tr> <td>S/W Reset</td> <td>Off</td> <td>On (M=0)</td> </tr> <tr> <td>H/W Reset</td> <td>Off</td> <td>On (M=0)</td> </tr> </tbody> </table>		Status	Default Value		RCM="00"	RCM="01"	Power On Sequence	Off	On (M=0)	S/W Reset	Off	On (M=0)	H/W Reset	Off	On (M=0)
Status	Default Value															
	RCM="00"	RCM="01"														
Power On Sequence	Off	On (M=0)														
S/W Reset	Off	On (M=0)														
H/W Reset	Off	On (M=0)														



NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.29 MADCTR (36h): Memory Data Access Control


36h	MADCTR (Memory Data Access Control)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
MADCTL	0	↑	1	-	0	0	1	1	0	1	1	0	(36h)
Parameter	1	↑	1	-	MY	MX	MV	ML	RGB	MH	-	-	00h

NOTE: "-" Don't care

-This command defines read/ write scanning direction of frame memory.
 -This command makes no change on the other driver status.
 -Bit Assignment





Bit	NAME	DESCRIPTION
MY	ROW ADDRESS ORDER	These 3bits controls MPU to memory write/read direction. (See Section 5.2.3)
MX	COLUMN ADDRESS ORDER	
MV	ROW/COLUMN EXCHANGE	
ML	Vertical refresh ORDER	LCD Vertical refresh direction control
RGB	RGB-BGR ORDER	Color selector switch control 0=RGB color filter panel 1=BGR color filter panel
MH	Display data latch order	'1' =LCD Refresh left to right '0' =LCD Refresh right to left


Description



2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

	<p style="text-align: center;">MH: Horizontal refresh Order</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>MH="0"</p>  </div> <div style="text-align: center;"> <p>MH="1"</p>  </div> </div>												
	<p style="text-align: center;">RGB: RGB-BGR Order</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>RGB="0"</p>  </div> <div style="text-align: center;"> <p>RGB="1"</p>  </div> </div>												
Restriction	-D1 and D0 of the 1 st parameter are set to "00" internally.												
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Status</th> <th style="width: 50%;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td style="text-align: center;">Sleep In</td> <td style="text-align: center;">Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Status</th> <th style="width: 50%;">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td style="text-align: center;">0000h</td> </tr> <tr> <td>S/W Reset</td> <td style="text-align: center;">No Change</td> </tr> <tr> <td>H/W Reset</td> <td style="text-align: center;">0000h</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	0000h	S/W Reset	No Change	H/W Reset	0000h				
Status	Default Value												
Power On Sequence	0000h												
S/W Reset	No Change												
H/W Reset	0000h												





NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.30 VSCSAD (37h): Vertical Scroll Start Address of RAM

37h	VSCSAD (Vertical Scroll Start Address of RAM)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
VSCSAD	0	↑	1	-	0	0	1	1	0	1	1	1	(37h)
1 st parameter	1	↑	1	-	SSA15	SSA14	SSA13	SSA12	SSA11	SSA10	SSA9	SSA8	00h
2 nd parameter	1	↑	1	-	SSA7	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSA0	00h

NOTE: "-" Don't care

Description	<p>-This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode.</p> <p>-The Vertical Scrolling Start Address command has one parameter which describes which line in the Frame Memory will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:</p> <p>-This command Start the scrolling.</p> <p>When MADCTL ML=0</p> <p>Example: -When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=220 and Vertical Scrolling Pointer SSA='3':</p>  <p>When MADCTL ML=1</p> <p>Example: When Top Fixed Area= Bottom Fixed Area=00, Vertical Scrolling Area=220 and SSA='3'</p>  <p>NOTE: -When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. -SSA refers to the Frame Memory scan address.</p>
Restriction	<p>-Since the value of the Vertical Scrolling Start Address is absolute (with reference to the Frame Memory), it must not enter the fixed area (defined by Vertical Scrolling Definition (33h)-otherwise undesirable image will be displayed on the Panel.</p> <p>SSA [15:0] is based on 1-line unit.</p> <p>-SSA [15:0] = 0000h, 0001h, 0002h, 0003h, ... , 00DBh</p>

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.


Register Availability	Status		Availability
	Normal Mode On, Idle Mode Off, Sleep Out		Yes
	Normal Mode On, Idle Mode On, Sleep Out		Yes
	Partial Mode On, Idle Mode Off, Sleep Out		No
	Partial Mode On, Idle Mode On, Sleep Out		No
	Sleep In		Yes
Default	Status		Default Value
	Power On Sequence		0000h
	S/W Reset		0000h
	H/W Reset		0000h
Flow Chart	See Vertical Scrolling Definition (33h) description.		

NOVATEK CONFIDENTIAL
 NO DISCLOSURE

6.1.31 IDMOFF (38h): Idle Mode Off

38h	IDMOFF (Idle Mode Off)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
IDMOFF	0	↑	1	-	0	0	1	1	1	0	0	0	(38h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	<p>-This command is used to recover from Idle mode on.</p> <p>-There will be no abnormal visible effect on the display mode change transition.</p> <p>-In the idle off mode,</p> <ol style="list-style-type: none"> 1. LCD can display maximum 4096,65k, 262k colors. 2. Normal frame frequency is applied. 													
Restriction	<p>-This command has no effect when module is already in idle off mode.</p>													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode Off</td> </tr> <tr> <td>S/W Reset</td> <td>Idle Mode Off</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Idle Mode Off	S/W Reset	Idle Mode Off							
Status	Default Value													
Power On Sequence	Idle Mode Off													
S/W Reset	Idle Mode Off													
Flow Chart														


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.32 IDMON (39h): Idle Mode On


39h	IDMON (Idle Mode On)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
IDMON	0	↑	1	-	0	0	1	1	1	0	0	1	(39h)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	<p>-This command is used to enter Idle mode on.</p> <p>-There will be no abnormal visible effect on the display mode change transition.</p> <p>-In the idle on mode,</p> <ol style="list-style-type: none"> 1. Color expression is reduced. The primary and the secondary colors using MSB of each R, G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off (38h) command <p>(Example)</p>																																					
																																						
	<table border="1"> <thead> <tr> <th>Color</th> <th>R5R4R3R2R1R0</th> <th>G5G4G3G2G1G0</th> <th>B5B4B3B4B1B0</th> </tr> </thead> <tbody> <tr> <td>Black</td> <td>0XXXXX</td> <td>0XXXXX</td> <td>0XXXXX</td> </tr> <tr> <td>Blue</td> <td>0XXXXX</td> <td>0XXXXX</td> <td>1XXXXX</td> </tr> <tr> <td>Red</td> <td>1XXXXX</td> <td>0XXXXX</td> <td>0XXXXX</td> </tr> <tr> <td>Magenta</td> <td>1XXXXX</td> <td>0XXXXX</td> <td>1XXXXX</td> </tr> <tr> <td>Green</td> <td>0XXXXX</td> <td>1XXXXX</td> <td>0XXXXX</td> </tr> <tr> <td>Cyan</td> <td>0XXXXX</td> <td>1XXXXX</td> <td>1XXXXX</td> </tr> <tr> <td>Yellow</td> <td>1XXXXX</td> <td>1XXXXX</td> <td>0XXXXX</td> </tr> <tr> <td>White</td> <td>1XXXXX</td> <td>1XXXXX</td> <td>1XXXXX</td> </tr> </tbody> </table>	Color	R5R4R3R2R1R0	G5G4G3G2G1G0	B5B4B3B4B1B0	Black	0XXXXX	0XXXXX	0XXXXX	Blue	0XXXXX	0XXXXX	1XXXXX	Red	1XXXXX	0XXXXX	0XXXXX	Magenta	1XXXXX	0XXXXX	1XXXXX	Green	0XXXXX	1XXXXX	0XXXXX	Cyan	0XXXXX	1XXXXX	1XXXXX	Yellow	1XXXXX	1XXXXX	0XXXXX	White	1XXXXX	1XXXXX	1XXXXX	
Color	R5R4R3R2R1R0	G5G4G3G2G1G0	B5B4B3B4B1B0																																			
Black	0XXXXX	0XXXXX	0XXXXX																																			
Blue	0XXXXX	0XXXXX	1XXXXX																																			
Red	1XXXXX	0XXXXX	0XXXXX																																			
Magenta	1XXXXX	0XXXXX	1XXXXX																																			
Green	0XXXXX	1XXXXX	0XXXXX																																			
Cyan	0XXXXX	1XXXXX	1XXXXX																																			
Yellow	1XXXXX	1XXXXX	0XXXXX																																			
White	1XXXXX	1XXXXX	1XXXXX																																			
Restriction	This command has no effect when module is already in idle on mode.																																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>			Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																							
Status	Availability																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																					
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																					
Partial Mode On, Idle Mode On, Sleep Out	Yes																																					
Sleep In	Yes																																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode Off</td> </tr> <tr> <td>S/W Reset</td> <td>Idle Mode Off</td> </tr> </tbody> </table>			Status	Default Value	Power On Sequence	Idle Mode Off	S/W Reset	Idle Mode Off																													
Status	Default Value																																					
Power On Sequence	Idle Mode Off																																					
S/W Reset	Idle Mode Off																																					

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.33 COLMOD (3Ah): Interface Pixel Format


3Ah	COLMOD (Interface Pixel Format)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
COLMOD	0	↑	1	-	0	0	1	1	1	0	1	0	(3Ah)
1 st parameter	1	↑	1	-	VIPF3	VIPF2	VIPF1	VIPF0	D3	IFPF2	IFPF1	IFPF0	66h

NOTE: "-" Don't care

Description	This command is used to define the format of RGB picture data, which is to be transferred via the MPU Interface. The formats are shown in the table:	
	Bit	Description
	VIPF3	RGB Interface Color Format
	VIPF2	
	VIPF1	
	VIPF0	
	D3	
	IFPF2	Control Interface Color Format
IFPF1		
IFPF0		
<p>Note1: In 12-bits/Pixel, 16-bits/Pixel or 18-bits/Pixel mode, the LUT is applied to transfer data into the Frame Memory.</p> <p>Note2: When RGB I/F the 12-bit/pixel don't care</p> <p>Note 3: When VIPF[3:0]="1110", 6-bits data width of 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.</p>		
Restriction	There is no visible effect until the Frame Memory is written to.	
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
	Power On Sequence	66h (18-Bit/Pixel)
	S/W Reset	No Change
	H/W Reset	66h (18-Bit/Pixel)

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.




NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.1.34 RDID1 (DAh): Read ID1 Value

DAh	RDID1 (Read ID1 Value)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDID1	0	↑	1	-	1	1	0	1	1	0	1	0	(DAh)
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd Parameter	1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	38h









NOTE: "-" Don't care

Description	-This read byte returns 8-bit LCD module's manufacturer ID -The 1 st parameter is dummy data -The 2 nd parameter (ID17 to ID10): LCD module's manufacturer ID. NOTE: See command RDDID (04h), 2nd parameter.													
Restriction														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>38h</td> </tr> <tr> <td>S/W Reset</td> <td>38h</td> </tr> <tr> <td>H/W Reset</td> <td>38h</td> </tr> </tbody> </table> Note: ID1 can be modified by metal option.	Status	Default Value	Power On Sequence	38h	S/W Reset	38h	H/W Reset	38h					
Status	Default Value													
Power On Sequence	38h													
S/W Reset	38h													
H/W Reset	38h													
Flow Chart														

6.1.35 RDID2 (DBh): Read ID2 Value

DBh	RDID2 (Read ID2 Value)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDID2	0	↑	1	-	1	1	0	1	1	0	1	1	(DBh)
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd Parameter	1	1	↑	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	-

NOTE: “-“ Don't care

Description	<p>-This read byte returns 8-bit LCD module/driver version ID -The 1st parameter is dummy data -The 2nd parameter (ID26 to ID20): LCD module/driver version ID -Parameter Range: ID=80h to FFh</p> <table border="1"> <thead> <tr> <th>D7 to D0</th> <th>Version</th> <th>Changes</th> </tr> </thead> <tbody> <tr> <td>80h</td> <td>TBD</td> <td>TBD</td> </tr> <tr> <td>81h</td> <td>TBD</td> <td>TBD</td> </tr> <tr> <td>82h</td> <td>TBD</td> <td>TBD</td> </tr> <tr> <td>83h</td> <td>TBD</td> <td>TBD</td> </tr> <tr> <td>-</td> <td>TBD</td> <td>TBD</td> </tr> </tbody> </table> <p>NOTE: See command RDDID (04h), 3rd parameter.</p>		D7 to D0	Version	Changes	80h	TBD	TBD	81h	TBD	TBD	82h	TBD	TBD	83h	TBD	TBD	-	TBD	TBD
	D7 to D0	Version	Changes																	
80h	TBD	TBD																		
81h	TBD	TBD																		
82h	TBD	TBD																		
83h	TBD	TBD																		
-	TBD	TBD																		
Restriction																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes						
	Status	Availability																		
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
	Normal Mode On, Idle Mode On, Sleep Out	Yes																		
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																		
Partial Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP value</td> </tr> <tr> <td>S/W Reset</td> <td>MTP value</td> </tr> <tr> <td>H/W Reset</td> <td>MTP value</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	MTP value	S/W Reset	MTP value	H/W Reset	MTP value										
	Status	Default Value																		
	Power On Sequence	MTP value																		
S/W Reset	MTP value																			
H/W Reset	MTP value																			
Flow Chart	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Serial I/F Mode</p>  </div> <div style="text-align: center;"> <p>Parallel I/F Mode</p>  </div> </div> <div style="margin-top: 20px;"> <p>Legend</p> <ul style="list-style-type: none">  command  Parameter  Display  Action  Mode  Sequential transfer </div>																			


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.36 RDID3 (DCh): Read ID3 Value

DCh	RDID2 (Read ID2 Value)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDID2	0	↑	1	-	1	1	0	1	1	0	1	1	(DCh)
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd Parameter	1	1	↑	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	62h


NOTE: "-" Don't care

Description	<p>-This read byte returns 8-bit LCD module/driver ID</p> <p>-The 1st parameter is dummy data</p> <p>-The 2nd parameter (ID37 to ID30): LCD module/driver ID</p> <p>-Parameter Range: ID=80h to FFh</p> <p>NOTE: See command RDDID (04h), 4th parameter.</p>												
Restriction													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP value</td> </tr> <tr> <td>S/W Reset</td> <td>MTP value</td> </tr> <tr> <td>H/W Reset</td> <td>MTP value</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	MTP value	S/W Reset	MTP value	H/W Reset	MTP value				
Status	Default Value												
Power On Sequence	MTP value												
S/W Reset	MTP value												
H/W Reset	MTP value												
Flow Chart	 <p>The flow chart illustrates the sequence of operations for reading ID3. It is divided into two modes: Serial I/F Mode and Parallel I/F Mode. In Serial mode, the command RDID3(DCh) is sent, followed by the action of sending the 2nd parameter ID3[7:0]. In Parallel mode, the command RDID3(DCh) is sent, followed by a dummy read action, and then the action of sending the 2nd parameter ID3[7:0]. A legend on the right defines the symbols used: a rectangle for 'command', a parallelogram for 'Parameter', an oval for 'Display', an arrow for 'Action', a rounded rectangle for 'Mode', and an oval with an arrow for 'Sequential transfer'.</p>												

6.1.37 SRGBOFF (AAh): Separate RGB Gamma OFF

DCh	SRGBOFF (Separate RGB Gamma OFF)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
SRGBOFF	0	↑	1	-	1	0	1	0	1	0	1	0	(AAh)
1 st parameter	No Parameter												-


NOTE: "-" Don't care

Description	-This command is used to turn OFF the separate RGB gamma function.												
Restriction	-This command has no effect when separate RGB gamma function OFF.												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>OFF</td> </tr> <tr> <td>S/W Reset</td> <td>OFF</td> </tr> <tr> <td>H/W Reset</td> <td>OFF</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	OFF	S/W Reset	OFF	H/W Reset	OFF				
Status	Default Value												
Power On Sequence	OFF												
S/W Reset	OFF												
H/W Reset	OFF												
Flow Chart	 <pre> graph TD A([Seperate RGB gamma ON]) --> B[/SRGBOFF(AAh)/] B --> C([Seperate RGB gamma OFF]) </pre> <p>Legend</p> <ul style="list-style-type: none"> command: trapezoid Parameter: parallelogram Display: rounded rectangle Action: arrow Mode: oval Sequential transfer: oval with arrow 												

6.1.38 SRGBON (ABh): Separate RGB Gamma ON

DCh	SRGBON (Separate RGB Gamma ON)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
SRGBON	0	↑	1	-	1	0	1	0	1	0	1	1	(ABh)
1 st parameter	No Parameter												-


NOTE: "-" Don't care

Description	-This command is used to turn ON the separate RGB gamma function.												
Restriction	-This command has no effect when separate RGB gamma function ON.												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>OFF</td> </tr> <tr> <td>S/W Reset</td> <td>OFF</td> </tr> <tr> <td>H/W Reset</td> <td>OFF</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	OFF	S/W Reset	OFF	H/W Reset	OFF				
Status	Default Value												
Power On Sequence	OFF												
S/W Reset	OFF												
H/W Reset	OFF												
Flow Chart	 <pre> graph TD A([Seperate RGB gamma OFF]) --> B[/SRGBON(ABh)/] B --> C([Seperate RGB gamma ON]) </pre> <p>Legend</p> <ul style="list-style-type: none"> command: trapezoid Parameter: parallelogram Display: rounded rectangle Action: arrow Mode: oval Sequential transfer: oval with arrow 												

6.1.39 VSYNCOFF (ACh): VSYNC Interface OFF

DCh	VSYNCOFF (VSYNC Interface OFF)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
VSYNCOFF	0	↑	1	-	1	0	1	0	1	1	0	0	(ACh)
1 st parameter	No Parameter												-


NOTE: "-" Don't care

Description	-This command is used to turn OFF the VSYNC interface function.															
Restriction	-This command has no effect when VSYNC interface OFF. -Input Vs signal for more than 1 frame period after turn OFF the VSYNC I/F															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability															
Normal Mode On, Idle Mode Off, Sleep Out	Yes															
Normal Mode On, Idle Mode On, Sleep Out	Yes															
Partial Mode On, Idle Mode Off, Sleep Out	Yes															
Partial Mode On, Idle Mode On, Sleep Out	Yes															
Sleep In	Yes															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>RCM="00"</th> <th>RCM="01"</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Off</td> <td>On</td> </tr> <tr> <td>S/W Reset</td> <td>Off</td> <td>On</td> </tr> <tr> <td>H/W Reset</td> <td>Off</td> <td>On</td> </tr> </tbody> </table>		Status	Default Value		RCM="00"	RCM="01"	Power On Sequence	Off	On	S/W Reset	Off	On	H/W Reset	Off	On
Status	Default Value															
	RCM="00"	RCM="01"														
Power On Sequence	Off	On														
S/W Reset	Off	On														
H/W Reset	Off	On														
Flow Chart																

6.1.40 VSYNCON(ADh): VSYNC Interface ON

DCh	VSYNCON (VSYNC Interface ON)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
VSYNCON	0	↑	1	-	1	0	1	0	1	1	0	1	(ADh)
1 st parameter	No Parameter												-

NOTE: "-" Don't care

Description	-This command is used to turn ON the VSYNC interface function.															
Restriction	-This command has no effect when VSYNC interface ON. -Input VS signal before turn On the VSYNC I/F															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability															
Normal Mode On, Idle Mode Off, Sleep Out	Yes															
Normal Mode On, Idle Mode On, Sleep Out	Yes															
Partial Mode On, Idle Mode Off, Sleep Out	Yes															
Partial Mode On, Idle Mode On, Sleep Out	Yes															
Sleep In	Yes															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>RCM="00"</th> <th>RCM="01"</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Off</td> <td>On</td> </tr> <tr> <td>S/W Reset</td> <td>Off</td> <td>On</td> </tr> <tr> <td>H/W Reset</td> <td>Off</td> <td>On</td> </tr> </tbody> </table>		Status	Default Value		RCM="00"	RCM="01"	Power On Sequence	Off	On	S/W Reset	Off	On	H/W Reset	Off	On
Status	Default Value															
	RCM="00"	RCM="01"														
Power On Sequence	Off	On														
S/W Reset	Off	On														
H/W Reset	Off	On														
Flow Chart	 <pre> graph TD A([VSYNC Interface function OFF]) --> B[/VSYNCON(ADh)/] B --> C{Wait more than 1 frame} C --> D([VSYNC Interface function ON]) </pre> <p>Legend</p> <ul style="list-style-type: none"> command Parameter Display Action Mode Sequential transfer 															

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.1.41 VSCTR1(AEh): VSYNC Interface function control 1


DCh	VSYNCCTR1 (VSYNC Interface function control 1)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
VSCR1	0	↑	1	-	1	0	1	0	1	1	1	0	(AEh)
1 st parameter	1	↑	1	-	VSFP3	VSFP2	VSFP1	VSFP0	VSBP3	VSBP2	VSBP1	VSBP0	E2h

NOTE: "-" Don't care, can be set to VDDI or DGND level

Description	-Set the back porch and front porch on the VSYNC interface. The setting becomes effective as soon as the command is received.			
	-VSFP: Front porch set on VSYNC I/F			
	-VSBP: Back porch set on VSYNC I/F			
	VSFP[3:0] VSBP[3:0]		Front porch period (Line)	Back porch period (Line)
	0000	0	Setting inhibited	Setting inhibited
	0001	1	Setting inhibited	Setting inhibited
	0010	2	2-lines	2-lines
	0011	3	3-lines	3-lines
	0100	4	4-lines	4-lines
	0101	5	5-lines	5-lines
	0110	6	6-lines	6-lines
	0111	7	7-lines	7-lines
	1000	8	8-lines	8-lines
	1001	9	9-lines	9-lines
	1010	10	10-lines	10-lines
	1011	11	11-lines	11-lines
1100	12	12-lines	12-lines	
1101	13	13-lines	13-lines	
1110	14	14-lines	14-lines	
1111	15	Setting inhibited	Setting inhibited	
Restriction	-The command is enabled by VSYNCON (ADh)			
Register Availability	Status		Availability	
	Normal Mode On, Idle Mode Off, Sleep Out		Yes	
	Normal Mode On, Idle Mode On, Sleep Out		Yes	
	Partial Mode On, Idle Mode Off, Sleep Out		Yes	
	Partial Mode On, Idle Mode On, Sleep Out		Yes	
Sleep In		Yes		
Default	Status		Default Value	
			VSFP[3:0] VSBP[3:0]	
	Power On Sequence		02h(2d) 0Eh(14d)	
	S/W Reset		No change No change	
H/W Reset		02h (2d) 0Eh (14d)		

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2 Panel Function Command List and Description

Table 9.2.1 Panel Function Command List (1)

Instruction	Refer	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Hex)	Function
RGBCTR	6.2.1	0	↑	1	-	1	0	1	1	0	0	0	0	(B0h)	Set RGB signal control ICM: RGB data access select DP, HSP, VSP; PCLK, HS, VS polarity set
		1	↑	1	-	0	0	0	ICM	DP	EP	HSP	VSP	-	
FRMCTR1	6.2.2	0	↑	1	-	1	0	1	1	0	0	0	1	(B1h)	In normal mode (Full colors)
		1	↑	1	-	0	0	DIVA5	DIVA4	DIVA3	DIVA2	DIVA1	DIVA0	-	
		1	↑	1	-	0	0	0	0	0	0	0	0	-	
		1	↑	1	-	0	0	VPA5	VPA4	VPA3	VPA2	VPA1	VPA0	-	
FRMCTR2	6.2.3	0	↑	1	-	0	0	0	0	0	0	0	0	(B2h)	In Idle mode (8-colors)
		1	↑	1	-	1	0	1	1	0	0	1	0	-	
		1	↑	1	-	0	0	DIVB5	DIVB4	DIVB3	DIVB2	DIVB1	DIVB0	-	
		1	↑	1	-	0	0	0	0	0	0	0	0	-	
FRMCTR3	6.2.4	0	↑	1	-	0	0	0	0	0	0	0	0	(B3h)	In partial mode + Full colors
		1	↑	1	-	0	0	DIVC5	DIVC4	DIVC3	DIVC2	DIVC1	DIVC0	-	
		1	↑	1	-	0	0	0	0	0	0	0	0	-	
		1	↑	1	-	0	0	VPC5	VPC4	VPC3	VPC2	VPC1	VPC0	-	
INVCTR	6.2.5	0	↑	1	-	1	0	1	1	0	1	0	0	(B4h)	Display inversion control NLA, NLB, NLC: set inversion
		1	↑	1	-	0	0	0	0	0	NLA	NLB	NLC	-	
RGB PRCTR	6.2.6	0	↑	1	-	1	0	1	1	0	1	0	1	(B5h)	RGB I/F Blanking porch setting
		1	↑	1	-	0	0	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	-	
		1	↑	1	-	0	0	0	0	0	0	0	0	-	
		1	↑	1	-	0	0	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	
DISSET5	6.2.7	0	↑	1	-	1	0	1	1	0	1	1	1	(B6h)	Display function setting NO: the amount of non-overlap SDT: set amount of source delay PT: No display area source/ VCOM/ Gate output control EQ: set EQ period
		1	↑	1	-	0	0	NO1	NO0	SDT1	SDT0	EQ1	EQ0	-	
		1	↑	1	-	0	0	0	0	PTG1	PTG0	PT1	PT0	-	
		1	↑	1	-	0	0	0	0	0	0	1	0	-	
DISSET6	6.2.8	0	↑	1	-	1	0	1	1	0	1	1	1	(B7h)	SD output direction control
		1	↑	1	-	0	0	0	0	0	0	0	0	-	
DISSET7	6.2.9	0	↑	1	-	1	0	1	1	1	0	0	0	(B8h)	GD output direction control
		1	↑	1	-	0	0	0	0	0	0	0	0	-	
DISSET8		0	↑	1	-	1	0	1	1	1	0	0	1	(B9h)	Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0	0	-	

“-”: Don't care

Note 1: B0h to BFh are fixed for about display function setting

Note 2: B7h to B9h registers are reserved for future using.

Table 6.2.1 Panel Function Command List (2)

Instruction	Refer	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Hex)	Function	
PWCTR1	6.2.8	0	↑	1	-	1	0	1	1	0	0	0	0	(C0h)	Power control setting	
		1	↑	1	-	0	0	0	0	VRH4	VRH3	VRH2	VRH1	VRH0		VRH: Set the GVDD voltage
		1	↑	1	-	0	0	0	0	0	0	VC2	VC1	VC0		VC: Set the VCI1 voltage
PWCTR2	6.2.9	0	↑	1	-	1	0	1	1	0	0	0	1	(C1h)	Power control setting	
		1	↑	1	-	0	0	0	0	0	0	BT2	BT1	BT0		BT: set AVDD/VCL/VGH/VGL voltage
PWCTR3	6.2.10	0	↑	1	-	1	0	1	1	0	0	1	0	(C2h)	In normal mode (Full colors)	
		1	↑	1	-	0	0	0	0	0	0	APA2	APA1	APA0		AP: adjust the operational amplifier
		1	↑	1	-	0	0	0	0	0	0	DCA2	DCA1	DCA0		DC: adjust the booster circuit for Idle mode
PWCTR4	6.2.11	0	↑	1	-	1	0	1	1	0	0	1	1	(C3h)	In Idle mode (8-colors)	
		1	↑	1	-	0	0	0	0	0	0	APB2	APB1	APB0		AP: adjust the operational amplifier
		1	↑	1	-	0	0	0	0	0	0	DCB2	DCB1	DCB0		DCT: adjust the booster circuit for Idle mode
PWCTR5	6.2.12	0	↑	1	-	1	0	1	1	0	1	0	0	(C4h)	In partial mode + Full colors	
		1	↑	1	-	0	0	0	0	0	0	APC2	APC1	APC0		AP: adjust the operational amplifier
		1	↑	1	-	0	0	0	0	0	0	DCC2	DCC1	DCC0		DCT: adjust the booster circuit for Idle mode
VMCTR1	6.2.13	0	↑	1	-	1	0	1	1	0	1	0	1	(C5h)	VCOM control 1	
		1	↑	1	-	-	VMH6	VMH5	VMH4	VMH3	VMH	VMH1	VMH0		VMH:VCOMH voltage control	
		1	↑	1	-	0	VML6	VML5	VML4	VML3	VML2	VML1	VML0		VML: VCOML voltage control	
VMOF CTR	6.2.15	0	↑	1	-	1	0	1	1	0	1	0	1	(C7h)	VCOM control 3	
		1	↑	1	-	0	nVM	VMF6	VMF5	VMF4	VMF3	VMF2	VMF1	VMF0		VMF: VCOM offset control
RVMOF CTR	6.2.16	0	1	↑	-	1	0	1	1	0	0	0	0	(C8h)	VCOM control 4	
		1	1	↑	-	0	RVMF6	RVMF5	RVMF4	RVMF3	RVMF2	RVMF1	RVMF0		-	
PWCTR6		0	↑	1	-	1	0	1	1	1	0	0	1	(C9h)	Reserved for future using	
		1	↑	1	-	0	0	0	0	0	0	0	0			
PWCTR7		0	↑	1	-	1	0	1	1	1	0	1	0	(CAh)	Reserved for future using	
		1	↑	1	-	0	0	0	0	0	0	0	0			
PWCTR8		0	↑	1	-	1	0	1	1	1	0	1	1	(CBh)	Reserved for future using	
		1	↑	1	-	0	0	0	0	0	0	0	0			
Reserved		0	↑	1	-	1	0	1	1	1	1	0	0	(CCh)	Reserved for future using	
		1	↑	1	-	0	0	0	0	0	0	0	0			
Reserved		0	↑	1	-	1	0	1	1	1	1	0	1	(CDh)	Reserved for future using	
		1	↑	1	-	0	0	0	0	0	0	0	0			
Reserved		0	↑	1	-	1	0	1	1	1	1	1	0	(CEh)	Reserved for future using	
		1	↑	1	-	0	0	0	0	0	0	0	0			
Reserved		0	↑	1	-	1	0	1	1	1	1	1	1	(CFh)	Reserved for future using	
		1	↑	1	-	0	0	0	0	0	0	0	0			

“-”: Don't care

Note 1: C0h to CFh are fixed for about power controller.

Note 2: The C9h to CFh are reserved for further using.

Table 6.2.1 Panel Function Command List (3)

Instruction	Refer	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Hex)	Function
ID1		0	↑	1	-	1	1	0	1	0	0	0	0	(D0h)	Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0	0		
WRID2	6.2.18	0	↑	1	-	1	1	0	1	0	0	0	1	(D1h)	LCM version code
		1	↑	1	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20		Write ID2 value to NV memory Set the LCM version code at ID2
WRID3	6.2.19	0	↑	1	-	1	1	0	1	0	0	1	0	(D2h)	Customer Project code
		1	↑	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		Write ID3 value to NV memory Set the project code at ID3
RDID4	6.2.20	0	↑	1	-	1	1	0	1	0	0	1	1	(D3h)	IC Vender Coder
		1	↑	↑	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	↑	-	ID417	ID416	ID415	ID414	ID413	ID412	ID411	ID410		ID41: IC Vender Coder ID42: IC Part Number Coder ID43 & ID44: Chip version coder
		1	1	↑	-	0	0	0	0	0	0	0	0		
		1	1	↑	-	ID427	ID426	ID425	ID424	ID423	ID422	ID421	ID420		
		1	1	↑	-	0	0	0	0	0	0	0	0		
ID5		0	↑	1	-	1	1	0	1	0	1	0	0	(D4h)	Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0	0		
ID6		0	↑	1	-	1	1	0	1	0	1	0	1	(D5h)	Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0	0		
ID7		0	↑	1	-	1	1	0	1	0	1	1	0	(D6h)	Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0	0		
ID8		0	↑	1	-	1	1	0	1	0	1	1	1	(D7h)	Reserved for future using
		1	↑	1	-	-	-	-	-	-	-	-	-		
Reserved		0	↑	1	-	1	1	0	1	1	1	0	0	(D8h)	Reserved for future using
		1	↑	1	-	-	-	-	-	-	-	-	-		
NVCTR1	6.2.21	0	↑	1	-	1	1	0	1	1	1	0	1	(D9h)	NV memory function controller 1
		1	↑	1	-	0	0	0	0	0	0	0	0	EP_PWR	-
EPWRITE	6.2.22	0	↑	1	-	1	1	0	1	1	1	1	0	(DEh)	MTP write command
EPCLR	6.2.23	0	↑	1	-	1	1	0	1	1	1	1	1	(DFh)	MTP read command

“-“: Don't care

Note 1: The D0h to D8h registers are fixed for about ID code setting.

Note 2: The D9h, DEh and DFh registers are used for NV Memory function controller. (Ex: write, clear, etc.) Note 3: The

D4h to D8h registers are reserved for future using.

Table 6.2.1 Panel Function Command List (4)

Instruction	Refer	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Hex)	Function	
GAMCTRP1	6.2.27	0	↑	1	-	1	1	1	0	0	0	0	0	(E0h)	Set Gamma correction	
		1	↑	1	-	-	PKP12	PKP11	PKP10	-	PKP02	PKP01	PKP00	-	Gamma adjustment (+ polarity)	
		1	↑	1	-	-	PKP32	PKP31	PKP30	-	PKP22	PKP21	PKP20	-		
		1	↑	1	-	-	PKP52	PKP51	PKP50	-	PKP42	PKP41	PKP40	-		
		1	↑	1	-	-	-	-	-	PRP04	PRP03	PRP02	PRP01	PRP00		-
		1	↑	1	-	PRP23	PRP22	PRP21	PRP20	PRP13	PRP12	PRP11	PRP10	-		
		1	↑	1	-	-	-	-	-	PRP33	PRP32	PRP31	PRP30	-		
1	↑	1	-	-	-	-	PRP44	PRP43	PRP42	PRP41	PRP40	-				
GAMCTRN1	6.2.28	0	↑	1	-	1	1	1	0	0	0	0	1	(E1h)	Set Gamma correction	
		1	↑	1	-	-	PKN12	PKN11	PKN10	-	PKN02	PKN01	PKN00	-	Gamma adjustment (- polarity)	
		1	↑	1	-	-	PKN32	PKN31	PKN30	-	PKN22	PKN21	PKN20	-		
		1	↑	1	-	-	PKN52	PKN51	PKN50	-	PKN42	PKN41	PKN40	-		
		1	↑	1	-	-	-	-	-	PRN04	PRN03	PRN02	PRN01	PRN00		-
		1	↑	1	-	PRN23	PRN22	PRN21	PRN20	PRN13	PRN12	PRN11	PRN10	-		
		1	↑	1	-	-	-	-	-	PRN33	PRN32	PRN31	PRN30	-		
1	↑	1	-	-	-	-	PRN44	PRN43	PRN42	PRN41	PRN40	-				
GAMCTRP2	6.2.29	0	↑	1	-	1	1	1	0	0	0	1	0	(E2h)	Set Gamma correction	
		1	↑	1	-	-	PKN12	PKN11	PKN10	-	PKN02	PKN01	PKN00	-	Gamma adjustment (+ polarity)	
		1	↑	1	-	-	PKN32	PKN31	PKN30	-	PKN22	PKN21	PKN20	-		
		1	↑	1	-	-	PKN52	PKN51	PKN50	-	PKN42	PKN41	PKN40	-		
		1	↑	1	-	-	-	-	-	PRN04	PRN03	PRN02	PRN01	PRN00		-
		1	↑	1	-	PRN23	PRN22	PRN21	PRN20	PRN13	PRN12	PRN11	PRN10	-		
		1	↑	1	-	-	-	-	-	PRN33	PRN32	PRN31	PRN30	-		
1	↑	1	-	-	-	-	PRN44	PRN43	PRN42	PRN41	PRN40	-				
GAMCTRN2	6.2.30	0	↑	1	-	1	1	1	0	0	0	1	1	(E3h)	Set Gamma correction	
		1	↑	1	-	-	PKN12	PKN11	PKN10	-	PKN02	PKN01	PKN00	-	Gamma adjustment (- polarity)	
		1	↑	1	-	-	PKN32	PKN31	PKN30	-	PKN22	PKN21	PKN20	-		
		1	↑	1	-	-	PKN52	PKN51	PKN50	-	PKN42	PKN41	PKN40	-		
		1	↑	1	-	-	-	-	-	PRN04	PRN03	PRN02	PRN01	PRN00		-
		1	↑	1	-	PRN23	PRN22	PRN21	PRN20	PRN13	PRN12	PRN11	PRN10	-		
		1	↑	1	-	-	-	-	-	PRN33	PRN32	PRN31	PRN30	-		
1	↑	1	-	-	-	-	PRN44	PRN43	PRN42	PRN41	PRN40	-				
GAMCTRP3	6.2.31	0	↑	1	-	1	1	1	0	0	1	0	0	(E4h)	Set Gamma correction	
		1	↑	1	-	-	PKN12	PKN11	PKN10	-	PKN02	PKN01	PKN00	-	Gamma adjustment (+ polarity)	
		1	↑	1	-	-	PKN32	PKN31	PKN30	-	PKN22	PKN21	PKN20	-		
		1	↑	1	-	-	PKN52	PKN51	PKN50	-	PKN42	PKN41	PKN40	-		
		1	↑	1	-	-	-	-	-	PRN04	PRN03	PRN02	PRN01	PRN00		-
		1	↑	1	-	PRN23	PRN22	PRN21	PRN20	PRN13	PRN12	PRN11	PRN10	-		
		1	↑	1	-	-	-	-	-	PRN33	PRN32	PRN31	PRN30	-		
1	↑	1	-	-	-	-	PRN44	PRN43	PRN42	PRN41	PRN40	-				
GAMCTRN3	6.2.32	0	↑	1	-	1	1	1	0	0	1	0	1	(E5h)	Set Gamma correction	
		1	↑	1	-	-	PKN12	PKN11	PKN10	-	PKN02	PKN01	PKN00	-	Gamma adjustment (- polarity)	
		1	↑	1	-	-	PKN32	PKN31	PKN30	-	PKN22	PKN21	PKN20	-		
		1	↑	1	-	-	PKN52	PKN51	PKN50	-	PKN42	PKN41	PKN40	-		
		1	↑	1	-	-	-	-	-	PRN04	PRN03	PRN02	PRN01	PRN00		-
		1	↑	1	-	PRN23	PRN22	PRN21	PRN20	PRN13	PRN12	PRN11	PRN10	-		
		1	↑	1	-	-	-	-	-	PRN33	PRN32	PRN31	PRN30	-		
1	↑	1	-	-	-	-	PRN44	PRN43	PRN42	PRN41	PRN40	-				
GAMCTR5		0	↑	1	-	1	1	1	0	0	1	0	0	(E6h)	Reserved for future using	
		1	↑	1	-	0	0	0	0	0	0	0	0			
GAMCTR6		0	↑	1	-	1	1	1	0	0	1	1	1	(E7h)	Reserved for future using	
		1	↑	1	-	0	0	0	0	0	0	0	0			
Reserved		0	↑	1	-	1	1	1	0	1	0	0	0	(E8h)	Reserved for future using	

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

		1	↑	1	-	0	0	0	0	0	0	0		
Reserved		0	↑	1	-	1	1	1	0	1	0	0	1	(E9h) Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0		
Reserved		0	↑	1	-	1	1	1	0	1	0	1	0	(EAh) Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0		
Reserved		0	↑	1	-	1	1	1	0	1	0	1	1	(EBh) Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0		
Reserved		0	↑	1	-	1	1	1	0	1	1	0	0	(ECh) Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0		
Reserved		0	↑	1	-	1	1	1	0	1	1	0	1	(EDh) Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0		
Reserved		0	↑	1	-	1	1	1	0	1	1	1	0	(EEh) Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0		
Reserved		0	↑	1	-	1	1	1	0	1	1	1	1	(EFh) Reserved for future using
		1	↑	1	-	0	0	0	0	0	0	0		

"-": Don't care

Note 1: E0-E7 registers are fixed for about Gamma adjusting.

Note 2: The E8h to EFh are reserved for future using.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Table 6.2.1 Panel Function Command List (5)

Instruction	Refer	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Hex)	Function
Reserved		0	↑	1	-	1	1	1	0	0	0	0	0	(F0h)	Reserved for future using
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Reserved		0	↑	1	-	1	1	1	0	0	0	0	0	(F1h)	Reserved for future using
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
GAMCTRL		0	↑	1	-	1	1	1	0	0	0	1	0	(F2h)	Gamma selection
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Reserved		0	↑	1	-	1	1	1	0	0	0	0	1	(F3h)	Reserved for future using
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Reserved		0	↑	1	-	1	1	1	0	0	1	0	0	(F4h)	Reserved for future using
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Reserved		0	↑	1	-	1	1	1	0	0	1	0	1	(F5h)	Reserved for future using
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	0	1	1	0	(F6h)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	0	1	1	1	(F7h)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	1	0	0	0	(F8h)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	1	0	0	1	(F9h)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	1	0	1	0	(FAh)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	1	0	1	1	(FBh)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	1	1	0	0	(FCh)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	1	1	0	1	(FDh)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	1	1	1	0	(FEh)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-
Special/Test Command		0	↑	1	-	1	1	1	0	1	1	1	1	(FFh)	Special/Test Command
		1	↑	1	-	-	-	-	-	-	-	-	-	-	-

“-“: Don't care

Note 1: F6h to FFh registers are reserved for about special or chip test using

Note 2: The F0h to F5h registers are reserved for future using

6.2.1 RGBCTR (B0h): RGB signal control


B0h	RGBCTR (Set RGB signal control)												(Code)
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RGBCTR	0	↑	1	-	1	0	1	1	0	0	0	0	(B0h)
1 st Parameter	1	↑	1	-	0	0	0	ICM	DP	EP	HSP	VSP	00h

NOTE: "-" Don't care

Description	-Set the operation status on the RGB interface. The setting becomes effective as soon as the command is received.			
	-ICM: GRAM Write/Read frequency and data input select on the RGB interface			
	ICM	Write/ Read frequency and input data select		
		Write cycle	Read cycle	
	0	PCLK	PCLK	
	1	SCL	Internal oscillator	
Description	Symbol	Name	Clock polarity set for RGB Interface	
	DP	PCLK polarity set	'1' = data fetched at the falling edge '0' = data fetched at the rising edge	
	EP	Enable polarity set	'1' = Low enable for RGB interface '0' = High enable for RGB interface	
	HSP	Hsync polarity set	'1' = High level sync clock '0' = Low level sync clock	
	VSP	Vsync polarity set	'1' = High level sync clock '0' = Low level sync clock	
Restriction	-If this register not using the register need be reserved.			
Register Availability	Status	Availability		
	Normal Mode On, Idle Mode Off, Sleep Out	Yes		
	Normal Mode On, Idle Mode On, Sleep Out	Yes		
	Partial Mode On, Idle Mode Off, Sleep Out	Yes		
	Partial Mode On, Idle Mode On, Sleep Out	Yes		
	Sleep In	Yes		
Default	Status	Default Value		
		ICM	DW	DP/EP/HSP/VSP
	Power On Sequence	0d	0d	0d/0d/0d/0d
	S/W Reset	0d	0d	0d/0d/0d/0d
	H/W Reset	0d	0d	0d/0d/0d/0d

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2.2 FRMCTR1 (B1h): Frame Rate Control (In normal mode/ Full colors)


B1h	FRMCTR1 (In normal mode/full color)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
FRMCTR1	0	↑	1	-	1	0	1	1	0	0	0	1	(B1h)
1 st Parameter	1	↑	1	-	-	-	DIVA5	DIVA4	DIVA3	DIVA2	DIVA1	DIVA0	-
2 nd Parameter	1	↑	1	-	-	-	VPA5	VPA4	VPA3	VPA2	VPA1	VPA0	-

NOTE: “-“ Don't care

Description	<p>Sets the division ratio for internal clocks of Normal mode and Partial mode at CPU interface mode. DIVA[4:0]: division ratio for internal clocks when Normal mode. VPA[5:0]: Vsync porch for internal clocks when Normal mode.</p> <p>(1) When GM=00(176*220) In Normal mode, DIVA[5:0] default value=16, line=220, VPA[5:0]=24</p> $Frame_rate = \frac{187.5KHz}{\frac{DIVA[4:0]}{(220 + VPA[5:0])}} = 60Hz$ <p>(2) When GM=01(176*176) In Normal mode, DIVA[5:0] default value=20, line=176, VPA[5:0]=19</p> $Frame_rate = \frac{187.5KHz}{\frac{DIVA[4:0]}{(176 + VPA[5:0])}} = 64.11Hz$ <p>(3) When GM=01(176*132) In Normal mode, DIVA[5:0] default value=27, line=132, VPA[5:0]=12</p> $Frame_rate = \frac{187.5KHz}{\frac{DIVA[4:0]}{(132 + VPA[5:0])}} = 60.1Hz$																																									
Restriction	-																																									
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																													
Status	Availability																																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																																									
Sleep In	Yes																																									
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="6">Default Value</th> </tr> <tr> <th colspan="2">"00"</th> <th colspan="2">"01"</th> <th colspan="2">"11"</th> </tr> <tr> <td>GM</td> <td>DIVA[5:0]</td> <td>VPA[5:0]</td> <td>DIVA[5:0]</td> <td>VPA[5:0]</td> <td>DIVA[5:0]</td> <td>VPA[5:0]</td> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>10h</td> <td>18h</td> <td>14h</td> <td>13h</td> <td>1Bh</td> <td>0Ch</td> </tr> <tr> <td>S/W Reset</td> <td>10h</td> <td>18h</td> <td>14h</td> <td>13h</td> <td>1Bh</td> <td>0Ch</td> </tr> <tr> <td>H/W Reset</td> <td>10h</td> <td>18h</td> <td>14h</td> <td>13h</td> <td>1Bh</td> <td>0Ch</td> </tr> </tbody> </table>	Status	Default Value						"00"		"01"		"11"		GM	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]	Power On Sequence	10h	18h	14h	13h	1Bh	0Ch	S/W Reset	10h	18h	14h	13h	1Bh	0Ch	H/W Reset	10h	18h	14h	13h	1Bh	0Ch
Status	Default Value																																									
	"00"		"01"		"11"																																					
GM	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]																																				
Power On Sequence	10h	18h	14h	13h	1Bh	0Ch																																				
S/W Reset	10h	18h	14h	13h	1Bh	0Ch																																				
H/W Reset	10h	18h	14h	13h	1Bh	0Ch																																				

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2.3 FRMCTR2 (B2h): Frame Rate Control (In Idle mode/ 8-color)


B2h	FRMCTR2 (In idle mode/8-color)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
FRMCTR1	0	↑	1	-	1	0	1	1	0	0	1	0	(B2h)
1 st Parameter	1	↑	1	-	-	-	DIVB5	DIVB4	DIVB3	DIVB2	DIVB1	DIVB0	-
2 nd Parameter	1	↑	1	-	-	-	VPB5	VPB4	VPB3	VPB2	VPB1	VPB0	-

NOTE: “-“ Don't care

Description	<p>Sets the division ratio for internal clocks of Normal mode and Partial mode at CPU interface mode. DIVB[4:0]: division ratio for internal clocks when Partial mode. VPB[5:0]: Vsync porch for internal clocks when Partial mode.</p> <p>(1) When GM=00(176*220) In 8-color mode, DIVA[5:0] default value=25, line=220, VPA[5:0]=14</p> $Frame_rate = \frac{187.5KHz}{\frac{DIVA[4:0]}{(220 + VPA[5:0])}} = 40.06Hz$ <p>(2) When GM=01(176*176) In 8-color mode, DIVA[5:0] default value=31, line=176, VPA[5:0]=13</p> $Frame_rate = \frac{187.5KHz}{\frac{DIVA[4:0]}{(176 + VPA[5:0])}} = 40.11Hz$ <p>(4) When GM=01(176*132) In 8-color mode, DIVA[5:0] default value=42, line=132, VPA[5:0]=7</p> $Frame_rate = \frac{187.5KHz}{\frac{DIVA[4:0]}{(132 + VPA[5:0])}} = 40.18Hz$																																									
Restriction	-																																									
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																													
Status	Availability																																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																																									
Sleep In	Yes																																									
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="6">Default Value</th> </tr> <tr> <th colspan="2">"00"</th> <th colspan="2">"01"</th> <th colspan="2">"11"</th> </tr> <tr> <td>GM</td> <td>DIVA[5:0]</td> <td>VPA[5:0]</td> <td>DIVA[5:0]</td> <td>VPA[5:0]</td> <td>DIVA[5:0]</td> <td>VPA[5:0]</td> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>19h</td> <td>0Eh</td> <td>1Fh</td> <td>0Dh</td> <td>2Ah</td> <td>07h</td> </tr> <tr> <td>S/W Reset</td> <td>19h</td> <td>0Eh</td> <td>1Fh</td> <td>0Dh</td> <td>2Ah</td> <td>07h</td> </tr> <tr> <td>H/W Reset</td> <td>19h</td> <td>0Eh</td> <td>1Fh</td> <td>0Dh</td> <td>2Ah</td> <td>07h</td> </tr> </tbody> </table>	Status	Default Value						"00"		"01"		"11"		GM	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]	Power On Sequence	19h	0Eh	1Fh	0Dh	2Ah	07h	S/W Reset	19h	0Eh	1Fh	0Dh	2Ah	07h	H/W Reset	19h	0Eh	1Fh	0Dh	2Ah	07h
Status	Default Value																																									
	"00"		"01"		"11"																																					
GM	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]																																				
Power On Sequence	19h	0Eh	1Fh	0Dh	2Ah	07h																																				
S/W Reset	19h	0Eh	1Fh	0Dh	2Ah	07h																																				
H/W Reset	19h	0Eh	1Fh	0Dh	2Ah	07h																																				

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2.4 FRMCTR3 (B3h): Frame Rate Control (In Partial mode/ full colors)


B3h	FRMCTR3 (In Partial mode/ full colors)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
FRMCTR3	0	↑	1	-	1	0	1	1	0	0	1	1	(B3h)
1 st Parameter	1	↑	1	-	-	-	DIVC5	DIVC4	DIVC3	DIVC2	DIVC1	DIVC0	-
2 nd Parameter	1	↑	1	-	-	-	VPC5	VPC4	VPC3	VPC2	VPC1	VPC0	-

NOTE: “-“ Don’t care

Description	<p>Sets the division ratio for internal clocks of Normal mode and Partial mode at CPU interface mode. DIVC[4:0]: division ratio for internal clocks when Partial mode. VPC[5:0]: Vsync porch for internal clocks when Partial mode.</p> <p>(1) When GM=00(176*220) In Partial mode, DIVA[5:0] default value=16, line=220, VPA[5:0]=24</p> $Frame_rate = \frac{187.5KHz}{\frac{DIVA[4:0]}{(220 + VPA[5:0])}} = 60Hz$ <p>(2) When GM=01(176*176) In Partial mode, DIVA[5:0] default value=20, line=176, VPA[5:0]=19</p> $Frame_rate = \frac{187.5KHz}{\frac{DIVA[4:0]}{(176 + VPA[5:0])}} = 60.11Hz$ <p>(5) When GM=01(176*132) In Partial mode, DIVA[5:0] default value=27, line=132, VPA[5:0]=12</p> $Frame_rate = \frac{187.5KHz}{\frac{DIVA[4:0]}{(132 + VPA[5:0])}} = 60.1Hz$																																														
Restriction	-																																														
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>						Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																													
Status	Availability																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																																														
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																														
Partial Mode On, Idle Mode On, Sleep Out	Yes																																														
Sleep In	Yes																																														
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="6">Default Value</th> </tr> <tr> <th colspan="2">“00”</th> <th colspan="2">“01”</th> <th colspan="2">“11”</th> </tr> <tr> <th>GM</th> <th>DIVA[5:0]</th> <th>VPA[5:0]</th> <th>DIVA[5:0]</th> <th>VPA[5:0]</th> <th>DIVA[5:0]</th> <th>VPA[5:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>10h</td> <td>18h</td> <td>14h</td> <td>13h</td> <td>1Bh</td> <td>0Ch</td> </tr> <tr> <td>S/W Reset</td> <td>10h</td> <td>18h</td> <td>14h</td> <td>13h</td> <td>1Bh</td> <td>0Ch</td> </tr> <tr> <td>H/W Reset</td> <td>10h</td> <td>18h</td> <td>14h</td> <td>13h</td> <td>1Bh</td> <td>0Ch</td> </tr> </tbody> </table>						Status	Default Value						“00”		“01”		“11”		GM	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]	Power On Sequence	10h	18h	14h	13h	1Bh	0Ch	S/W Reset	10h	18h	14h	13h	1Bh	0Ch	H/W Reset	10h	18h	14h	13h	1Bh	0Ch
Status	Default Value																																														
	“00”		“01”		“11”																																										
GM	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]	DIVA[5:0]	VPA[5:0]																																									
Power On Sequence	10h	18h	14h	13h	1Bh	0Ch																																									
S/W Reset	10h	18h	14h	13h	1Bh	0Ch																																									
H/W Reset	10h	18h	14h	13h	1Bh	0Ch																																									

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.










NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2.5 INVCTR (B4h): Display Inversion Control

B4H	INVCTR (Display Inversion Control)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
INVCTR	0	↑	1	-	1	0	1	1	0	1	0	0	(B4h)
1 st Parameter	1	↑	1	-	0	0	0	0	0	NLA	NLB	NLC	02h

NOTE: "-" Don't care

Description	-Display Inversion mode control				
	-NLA: Inversion setting in full colors normal mode (Normal mode on)				
	NLA	Inversion setting in full colors normal mode			
	0	Line Inversion			
	1	Frame Inversion			
	-NLB: Inversion setting in Idle mode (Idle mode on)				
	NLB	Inversion setting in Idle mode			
	0	Line Inversion			
	1	Frame Inversion			
	-NLC: Inversion setting in full colors partial mode (Partial mode on / Idle mode off)				
	NLC	Inversion setting in full colours partial mode			
	0	Line Inversion			
	1	Frame Inversion			
Restriction	-If this register not using the register need be reserved.				
Register Availability	Status	Availability			
	Normal Mode On, Idle Mode Off, Sleep Out	Yes			
	Normal Mode On, Idle Mode On, Sleep Out	Yes			
	Partial Mode On, Idle Mode Off, Sleep Out	Yes			
	Partial Mode On, Idle Mode On, Sleep Out	Yes			
	Sleep In	Yes			
Default	Status	Default Value			
		NLA	NLB	NLC	D7-0
	Power On Sequence	0d	1d	0d	02h
	S/W Reset	0d	1d	0d	02h
	H/W Reset	0d	1d	0d	02h
Flow Chart					
	<div style="border: 1px dashed black; padding: 5px;"> <p>Legend</p> <ul style="list-style-type: none">  command  Parameter  Display  Action  Mode  Sequential transfer </div>				

2006/11/17


With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.2.6 RGBBPCTR (B5h): RGB Interface Blanking Porch setting

B5H	RGBPSET (RGB Interface Blanking Porch setting)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RGBBPCTR	0	↑	1	-	1	0	1	1	0	1	0	1	(B5h)
1 st Parameter	1	↑	1	-	-	-	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	08h
2 nd Parameter	1	↑	1	-	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	03h
3 rd Parameter	1	↑	1	-	-	-	-	-	-	-	VBP9	VBP8	00h

NOTE: "-" Don't care


Description	Vertical and Horizontal back porch control when RGB I/F mode 2 (RCM[1:0]=11)	
	HBP[5:0]: Set the delay period from falling edge of HSYNC signal to first valid data.	
	HBP[5:0]	No. of clock cycle of DOTCLK
	00d	2
	01d	3
	02d	4
	03d	5
	04d	6
	05d	7
	06d	8
	07d	9
	08d	10
	⋮	⋮
	⋮	(STEP 1)
	⋮	⋮
	62d	64
	63d	65
	VBP[9:0]: Set the delay period from falling edge of VSYNC signal to first valid line.	
	VBP[9:0]	No. of clock cycle of HSYNC
	00d	(invalid)
	01d	1
	02d	2
	03d	3
	⋮	⋮
	⋮	(STEP 1)
	⋮	⋮
	1022d	1022
	1023d	1023
Restriction	-	

Register Available	Status		Availability	
	Normal Mode On, Idle Mode Off, Sleep Out		Yes	
	Normal Mode On, Idle Mode On, Sleep Out		Yes	
	Partial Mode On, Idle Mode Off, Sleep Out		Yes	
	Partial Mode On, Idle Mode On, Sleep Out		Yes	
	Sleep In		Yes	
Default	Status		Default Value	
			HBP[5:0]	VBP[9:0]
	Power On Sequence		08h	03h
	S/W Reset		08h	03h
	H/W Reset		08h	03h
Flow Chart	 <p>BPCTR (B5h)</p> <p>1st parameter: HBP[5:0] 2nd parameter: VBP[7:0] 3rd parameter: VBP[9:8]</p> <p>Legend</p> <ul style="list-style-type: none"> command Parameter Display Action Mode Sequential transfer 			

6.2.7 DISSET5 (B6h): Display Function setting

B6H	DISSET5 (Display Function setting)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
DISSET5	0		1	-	1	0	1	1	0	1	1	0	(B6h)
1 st Parameter	1	↑	1	-	0	0	NO1	NO0	SDT1	STD0	EQ1	EQ0	06h
2 nd Parameter	1	↑	1	-	0	0	0	0	PTG1	PTG0	PT1	PT0	02h

NOTE: "--" Don't care

Description	-1st parameter: Set output waveform relation.	
	-NO[1:0]: Set the amount of non-overlap of the gate output	
	NO[1:0]	Amount of non-overlap of the gate output
		Refer the Internal oscillator Refer the PCLK
	00	0 1 clock cycle 4 clock cycle
	01	1 4 clock cycle 16 clock cycle
	10	2 6 clock cycle 24 clock cycle
	11	3 8 clock cycle 32 clock cycle
	-SDT[1:0]: Set delay amount from gate signal falling edge of the source output.	
	SDT[1:0]	Amount of non-overlap of the source output
	Refer the Internal oscillator Refer the PCLK	
00	0 1 clock cycle 4 clock cycle	
01	1 2 clock cycle 8 clock cycle	
10	2 3 clock cycle 12 clock cycle	
11	3 4 clock cycle 16 clock cycle	
-EQ[1:0]: Set the Equalizing period		
EQ[1:0]	EQ period	
	Refer the Internal oscillator Refer the PCLK	
00	0 No EQ No EQ	
01	1 2 clock cycle 4 clock cycle	
10	2 4 clock cycle 16 clock cycle	
11	3 6 clock cycle 24 clock cycle	
		

2006/11/17








With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

	<p>-2nd parameter: Set the output waveform in non-display area. -PTG[1:0]: Determine gate output in a non-display area in the partial mode</p> <table border="1" data-bbox="355 415 1081 562"> <thead> <tr> <th colspan="2">PTG[1:0]</th> <th>Gate output in a non-display area</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>0</td> <td>Normal scan</td> </tr> <tr> <td>01</td> <td>1</td> <td>Fix on VGL</td> </tr> <tr> <td>10</td> <td>2</td> <td>Fix on VGL</td> </tr> <tr> <td>11</td> <td>3</td> <td>Fix on VGL</td> </tr> </tbody> </table> <p>-PT[1:0]: Determine Source /VCOM output in a non-display area in the partial mode</p> <table border="1" data-bbox="355 617 1081 823"> <thead> <tr> <th colspan="2">PT[1:0]</th> <th colspan="2">Source output on non-display area</th> <th colspan="2">VCOM output on non-display area</th> </tr> <tr> <th colspan="2"></th> <th>Positive</th> <th>Negative</th> <th>Positive</th> <th>Negative</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>0</td> <td>V63</td> <td>V0</td> <td>VCOML</td> <td>VCOMH</td> </tr> <tr> <td>01</td> <td>1</td> <td>V0</td> <td>V63</td> <td>VCOML</td> <td>VCOMH</td> </tr> <tr> <td>10</td> <td>2</td> <td>AGND</td> <td>AGND</td> <td>AGND</td> <td>AGND</td> </tr> <tr> <td>11</td> <td>3</td> <td>Hi-z</td> <td>Hi-z</td> <td>AGND</td> <td>AGND</td> </tr> </tbody> </table>	PTG[1:0]		Gate output in a non-display area	00	0	Normal scan	01	1	Fix on VGL	10	2	Fix on VGL	11	3	Fix on VGL	PT[1:0]		Source output on non-display area		VCOM output on non-display area				Positive	Negative	Positive	Negative	00	0	V63	V0	VCOML	VCOMH	01	1	V0	V63	VCOML	VCOMH	10	2	AGND	AGND	AGND	AGND	11	3	Hi-z	Hi-z	AGND	AGND
PTG[1:0]		Gate output in a non-display area																																																		
00	0	Normal scan																																																		
01	1	Fix on VGL																																																		
10	2	Fix on VGL																																																		
11	3	Fix on VGL																																																		
PT[1:0]		Source output on non-display area		VCOM output on non-display area																																																
		Positive	Negative	Positive	Negative																																															
00	0	V63	V0	VCOML	VCOMH																																															
01	1	V0	V63	VCOML	VCOMH																																															
10	2	AGND	AGND	AGND	AGND																																															
11	3	Hi-z	Hi-z	AGND	AGND																																															
Restriction	-If this register not using the register need be reserved.																																																			
Register Availability	<table border="1" data-bbox="355 884 1195 1066"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																							
Status	Availability																																																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																			
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																			
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																			
Sleep In	Yes																																																			
Default	<table border="1" data-bbox="355 1150 1167 1299"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="5">Default Value</th> </tr> <tr> <th>NO[1:0]</th> <th>STD[1:0]</th> <th>EQ[1:0]</th> <th>PTG[1:0]</th> <th>PT[1:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0d</td> <td>1d</td> <td>2d</td> <td>0d</td> <td>2d</td> </tr> <tr> <td>S/W Reset</td> <td>0d</td> <td>1d</td> <td>2d</td> <td>0d</td> <td>2d</td> </tr> <tr> <td>H/W Reset</td> <td>0d</td> <td>1d</td> <td>2d</td> <td>0d</td> <td>2d</td> </tr> </tbody> </table>	Status	Default Value					NO[1:0]	STD[1:0]	EQ[1:0]	PTG[1:0]	PT[1:0]	Power On Sequence	0d	1d	2d	0d	2d	S/W Reset	0d	1d	2d	0d	2d	H/W Reset	0d	1d	2d	0d	2d																						
Status	Default Value																																																			
	NO[1:0]	STD[1:0]	EQ[1:0]	PTG[1:0]	PT[1:0]																																															
Power On Sequence	0d	1d	2d	0d	2d																																															
S/W Reset	0d	1d	2d	0d	2d																																															
H/W Reset	0d	1d	2d	0d	2d																																															
Flow Chart	<div style="border: 1px dashed black; padding: 10px;"> <p style="text-align: center;">-----</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <div style="border: 1px solid black; padding: 5px; width: 150px; margin: 0 auto;">DISSET5 (B6h)</div> <div style="margin: 5px 0;">↓</div> <div style="border: 1px solid black; padding: 10px; width: 200px; margin: 0 auto;"> 1st Parameter: NO[1:0], STD[1:0], EQ[1:0] 2nd Parameter: PTG[1:0], PT[1:0] </div> </div> <div style="border: 1px dashed black; padding: 5px; width: 150px;"> <p style="text-align: center; margin: 0;">Legend</p> <div style="margin-bottom: 5px;"> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 2px;"></div> <div style="text-align: center; font-size: 8px;">command</div> </div> <div style="margin-bottom: 5px;"> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 2px; transform: rotate(-5deg);"></div> <div style="text-align: center; font-size: 8px;">Parameter</div> </div> <div style="margin-bottom: 5px;"> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 2px; border-radius: 10px;"></div> <div style="text-align: center; font-size: 8px;">Display</div> </div> <div style="margin-bottom: 5px;"> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 2px; border-radius: 5px;"></div> <div style="text-align: center; font-size: 8px;">Action</div> </div> <div style="margin-bottom: 5px;"> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 2px; border-radius: 5px;"></div> <div style="text-align: center; font-size: 8px;">Mode</div> </div> <div style="margin-bottom: 5px;"> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 2px; border-radius: 5px;"></div> <div style="text-align: center; font-size: 8px;">Sequential transfer</div> </div> </div> </div> </div>																																																			

6.2.8 DISSET6 (B7h): Source Driver Output Direction Control

B7H	DISSET6 (Source Driver Output Direction Control)												(Code)
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
DISSET6	0	↑	1	-	1	0	1	1	0	1	1	1	(B7h)
1 st Parameter	1	↑	1	-	0	0	0	0	0	0	0	CRL	00h


NOTE: "- " Don't care

Description	-CRL: Source output direction select register in RGB I/F (GM="00", "01", "11")	
	CRL	Module source output direction
	0	S1~S528
	1	S528~S1
-Please refer RGB I/F for detail using.		
Restriction	-If this register not using the register need be reserved.	
Register Availability	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status	Default Value
		CRL
	Power On Sequence	0h
	S/W Reset	0h
	H/W Reset	0h
Flow Chart		
	<div style="border: 1px dashed black; padding: 5px;"> <p>Legend</p> <ul style="list-style-type: none">  command  Parameter  Display  Action  Mode  Sequential transfer </div>	

6.2.9 DISSET7 (B8h): Gate Driver Output Direction Control

B4H	INVCTR (Gate Driver Output Direction Control)												(Code)
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	
DISSET7	0	↑	1	-	1	0	1	1	0	1	1	1	(B8h)
1 st Parameter	1	↑	1	-	0	0	0	0	0	0	0	CTB	00h

NOTE: "-" Don't care

Description	-CTB: Gate output direction select register on RGB I/F																
	<table border="1"> <thead> <tr> <th>CTB</th> <th colspan="3">Module Gate output direction</th> </tr> <tr> <th></th> <th>GM=00</th> <th>GM=01</th> <th>GM=11</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>G1 -> G220</td> <td>G1 -> G176</td> <td>G1 -> G132</td> </tr> <tr> <td>1</td> <td>G220 -> G1</td> <td>G176 -> G1</td> <td>G132 -> G1</td> </tr> </tbody> </table>	CTB	Module Gate output direction				GM=00	GM=01	GM=11	0	G1 -> G220	G1 -> G176	G1 -> G132	1	G220 -> G1	G176 -> G1	G132 -> G1
CTB	Module Gate output direction																
	GM=00	GM=01	GM=11														
0	G1 -> G220	G1 -> G176	G1 -> G132														
1	G220 -> G1	G176 -> G1	G132 -> G1														
Restriction	-Please refer RGB I/F for detail using. -If this register not using the register need be reserved.																
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes				
Status	Availability																
Normal Mode On, Idle Mode Off, Sleep Out	Yes																
Normal Mode On, Idle Mode On, Sleep Out	Yes																
Partial Mode On, Idle Mode Off, Sleep Out	Yes																
Partial Mode On, Idle Mode On, Sleep Out	Yes																
Sleep In	Yes																
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td></td> <td>CTB</td> </tr> <tr> <td>Power On Sequence</td> <td>0h</td> </tr> <tr> <td>S/W Reset</td> <td>0h</td> </tr> <tr> <td>H/W Reset</td> <td>0h</td> </tr> </tbody> </table>	Status	Default Value		CTB	Power On Sequence	0h	S/W Reset	0h	H/W Reset	0h						
Status	Default Value																
	CTB																
Power On Sequence	0h																
S/W Reset	0h																
H/W Reset	0h																
Flow Chart																	

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.2.10 PWCTR1 (C0h): Power Control 1

C0H	PWCTR1 (Power Control 1)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
PWCTR1	0	↑	1	-	1	1	0	0	0	0	0	0	(C0h)
1 st Parameter	1	↑	1	-	0	0	0	VRH4	VRH3	VRH2	VRH1	VRH0	05h/05h
2 nd Parameter	1	↑	1	-	0	0	0	0	0	VC2	VC1	VC0	05h/05h

NOTE: "-" Don't care

Description	--Set the GVDD and voltage																																																																																																																													
	<table border="1"> <thead> <tr> <th>VRH[4:0]</th> <th>GVDD</th> </tr> </thead> <tbody> <tr><td>00000</td><td>0</td><td>5.00</td></tr> <tr><td>00001</td><td>1</td><td>4.75</td></tr> <tr><td>00010</td><td>2</td><td>4.70</td></tr> <tr><td>00011</td><td>3</td><td>4.65</td></tr> <tr><td>00100</td><td>4</td><td>4.60</td></tr> <tr><td>00101</td><td>5</td><td>4.55</td></tr> <tr><td>00110</td><td>6</td><td>4.50</td></tr> <tr><td>00111</td><td>7</td><td>4.45</td></tr> <tr><td>01000</td><td>8</td><td>4.40</td></tr> <tr><td>01001</td><td>9</td><td>4.35</td></tr> <tr><td>01010</td><td>10</td><td>4.30</td></tr> <tr><td>01011</td><td>11</td><td>4.25</td></tr> <tr><td>01100</td><td>12</td><td>4.20</td></tr> <tr><td>01101</td><td>13</td><td>4.15</td></tr> <tr><td>01110</td><td>14</td><td>4.10</td></tr> <tr><td>01111</td><td>15</td><td>4.05</td></tr> <tr><td>10000</td><td>16</td><td>4.00</td></tr> <tr><td>10001</td><td>17</td><td>3.95</td></tr> <tr><td>10010</td><td>18</td><td>3.90</td></tr> <tr><td>10011</td><td>19</td><td>3.85</td></tr> <tr><td>10100</td><td>20</td><td>3.80</td></tr> <tr><td>10101</td><td>21</td><td>3.75</td></tr> <tr><td>10110</td><td>22</td><td>3.70</td></tr> <tr><td>10111</td><td>23</td><td>3.65</td></tr> <tr><td>11000</td><td>24</td><td>3.60</td></tr> <tr><td>11001</td><td>25</td><td>3.55</td></tr> <tr><td>11010</td><td>26</td><td>3.50</td></tr> <tr><td>11011</td><td>27</td><td>3.45</td></tr> <tr><td>11100</td><td>28</td><td>3.40</td></tr> <tr><td>11101</td><td>29</td><td>3.35</td></tr> <tr><td>11110</td><td>30</td><td>3.25</td></tr> <tr><td>11111</td><td>31</td><td>3.00</td></tr> </tbody> </table>	VRH[4:0]	GVDD	00000	0	5.00	00001	1	4.75	00010	2	4.70	00011	3	4.65	00100	4	4.60	00101	5	4.55	00110	6	4.50	00111	7	4.45	01000	8	4.40	01001	9	4.35	01010	10	4.30	01011	11	4.25	01100	12	4.20	01101	13	4.15	01110	14	4.10	01111	15	4.05	10000	16	4.00	10001	17	3.95	10010	18	3.90	10011	19	3.85	10100	20	3.80	10101	21	3.75	10110	22	3.70	10111	23	3.65	11000	24	3.60	11001	25	3.55	11010	26	3.50	11011	27	3.45	11100	28	3.40	11101	29	3.35	11110	30	3.25	11111	31	3.00	<table border="1"> <thead> <tr> <th>VC[2:0]</th> <th>VC1</th> </tr> </thead> <tbody> <tr><td>000</td><td>0</td><td>2.75</td></tr> <tr><td>001</td><td>1</td><td>2.70</td></tr> <tr><td>010</td><td>2</td><td>2.65</td></tr> <tr><td>011</td><td>3</td><td>2.60</td></tr> <tr><td>100</td><td>4</td><td>2.55</td></tr> <tr><td>101</td><td>5</td><td>2.5</td></tr> <tr><td>110</td><td>6</td><td>2.45</td></tr> <tr><td>111</td><td>7</td><td>2.4</td></tr> </tbody> </table>	VC[2:0]	VC1	000	0	2.75	001	1	2.70	010	2	2.65	011	3	2.60	100	4	2.55	101	5	2.5	110	6	2.45	111	7	2.4
	VRH[4:0]	GVDD																																																																																																																												
	00000	0	5.00																																																																																																																											
	00001	1	4.75																																																																																																																											
	00010	2	4.70																																																																																																																											
	00011	3	4.65																																																																																																																											
	00100	4	4.60																																																																																																																											
	00101	5	4.55																																																																																																																											
	00110	6	4.50																																																																																																																											
	00111	7	4.45																																																																																																																											
	01000	8	4.40																																																																																																																											
	01001	9	4.35																																																																																																																											
	01010	10	4.30																																																																																																																											
	01011	11	4.25																																																																																																																											
	01100	12	4.20																																																																																																																											
	01101	13	4.15																																																																																																																											
	01110	14	4.10																																																																																																																											
	01111	15	4.05																																																																																																																											
	10000	16	4.00																																																																																																																											
	10001	17	3.95																																																																																																																											
	10010	18	3.90																																																																																																																											
	10011	19	3.85																																																																																																																											
	10100	20	3.80																																																																																																																											
	10101	21	3.75																																																																																																																											
	10110	22	3.70																																																																																																																											
	10111	23	3.65																																																																																																																											
	11000	24	3.60																																																																																																																											
	11001	25	3.55																																																																																																																											
	11010	26	3.50																																																																																																																											
	11011	27	3.45																																																																																																																											
	11100	28	3.40																																																																																																																											
11101	29	3.35																																																																																																																												
11110	30	3.25																																																																																																																												
11111	31	3.00																																																																																																																												
VC[2:0]	VC1																																																																																																																													
000	0	2.75																																																																																																																												
001	1	2.70																																																																																																																												
010	2	2.65																																																																																																																												
011	3	2.60																																																																																																																												
100	4	2.55																																																																																																																												
101	5	2.5																																																																																																																												
110	6	2.45																																																																																																																												
111	7	2.4																																																																																																																												
Restriction	-If this register not using the register need be reserved. -The deviation value of GVDD between with Measurement and Specification: Max <=50mV -The deviation value of VC11 between with Measurement and Specification: Max <= 2%																																																																																																																													

2006/11/17








With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Register Availability	Status		Availability		
	Normal Mode On, Idle Mode Off, Sleep Out		Yes		
	Normal Mode On, Idle Mode On, Sleep Out		Yes		
	Partial Mode On, Idle Mode Off, Sleep Out		Yes		
	Partial Mode On, Idle Mode On, Sleep Out		Yes		
	Sleep In		Yes		
Default	Status		Default Value		
		LCM = "01"		LCM = "11"	
		TM LC Type		ECB LC type	
		VRH[4:0]	VC[2:0]	VRH[4:0]	VC[2:0]
	Power On Sequence	05h	05h	05h	05h
	S/W Reset	05h	05h	05h	05h
H/W Reset	05h	05h	05h	05h	
Flow Chart					

6.2.11 PWCTR2 (C1h): Power Control 2

C1H	PWCTR2 (Power Control 2)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
PWCTR2	0	↑	1	-	1	1	0	0	0	0	0	1	(C1h)
1 st Parameter	1	↑	1		0	0	0	0	0	BT2	BT1	BT0	07h

NOTE: "-" Don't care

Description	- Set the AVDD, VCL, VGH and VGL supply power level																	
	BT[2:0]	AVDD	VCL	VGH	VGL													
	000	0	4.75	-2.45	4xVCI1	-3xVCI1												
	001	1	4.75	-2.45	4xVCI1	-4xVCI1												
	010	2	4.75	-2.45	5xVCI1	-3xVCI1												
	011	3	4.75	-2.45	5xVCI1	-4xVCI1												
	100	4	4.75	-2.45	5xVCI1	-5xVCI1												
	101	5	4.75	-2.45	6xVCI1	-3xVCI1												
	110	6	4.75	-2.45	6xVCI1	-4xVCI1												
	111	7	4.75	-2.45	6xVCI1	-5xVCI1												
	Note: When VCI1=2.5V																	
Restriction	-If this register not using the register need be reserved. -The deviation value of VGH/ VGL between with Measurement and Specification: -VGH-VGL <= 25V																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>						Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																	
Normal Mode On, Idle Mode Off, Sleep Out	Yes																	
Normal Mode On, Idle Mode On, Sleep Out	Yes																	
Partial Mode On, Idle Mode Off, Sleep Out	Yes																	
Partial Mode On, Idle Mode On, Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td></td> <td>BT[2:0]</td> </tr> <tr> <td>Power On Sequence</td> <td>07h</td> </tr> <tr> <td>S/W Reset</td> <td>07h</td> </tr> <tr> <td>H/W Reset</td> <td>07h</td> </tr> </tbody> </table>						Status	Default Value		BT[2:0]	Power On Sequence	07h	S/W Reset	07h	H/W Reset	07h		
Status	Default Value																	
	BT[2:0]																	
Power On Sequence	07h																	
S/W Reset	07h																	
H/W Reset	07h																	
Flow Chart	<div style="display: flex; align-items: center;"> <div style="flex: 1;">  </div> <div style="flex: 1; border: 1px dashed black; padding: 5px;"> <p>Legend</p> <ul style="list-style-type: none">  command  Parameter  Display  Action  Mode  Sequential transfer </div> </div>																	

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.2.12 PWCTR3 (C2h): Power Control 3 (in Normal mode/ Full colors)


C2H	PWCTR3 (Power Control 3)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
PWCTR3	0	↑	1	-	1	1	0	0	0	0	1	0	(C2h)
1 st Parameter	1	↑	1		0	0	0	0	0	APA2	APA1	APA0	04h
2 nd Parameter	1	↑	1		0	0	0	0	0	DCA2	DCA1	DCA0	06h

NOTE: “-“ Don't care

Description	<p>-Set the amount of current in Operational amplifier in normal mode/full colors.</p> <p>-Adjust the amount of fixed current from the fixed current source in the operational amplifier for the source driver.</p> <table border="1"> <thead> <tr> <th>APA[2:0]</th> <th>Amount of Current in Operational Amplifier</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>0</td> <td>Operation of the operational amplifier stops</td> </tr> <tr> <td>001</td> <td>1</td> <td>Small</td> </tr> <tr> <td>010</td> <td>2</td> <td>Medium Low</td> </tr> <tr> <td>011</td> <td>3</td> <td>Medium</td> </tr> <tr> <td>100</td> <td>4</td> <td>Medium High</td> </tr> <tr> <td>101</td> <td>5</td> <td>Large</td> </tr> <tr> <td>110</td> <td>6</td> <td>Reserved</td> </tr> <tr> <td>111</td> <td>7</td> <td>Reserved</td> </tr> </tbody> </table> <p>-Set the Booster circuit Step-up cycle in Normal mode/ full colors.</p> <table border="1"> <thead> <tr> <th>DCA[2:0]</th> <th>Step-up cycle in Booster circuit 1</th> <th>Step-up cycle in Booster circuit 2,3</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>0</td> <td>BCLK / 4</td> </tr> <tr> <td>001</td> <td>1</td> <td>BCLK / 8</td> </tr> <tr> <td>010</td> <td>2</td> <td>BCLK / 16</td> </tr> <tr> <td>011</td> <td>3</td> <td>BCLK / 16</td> </tr> <tr> <td>100</td> <td>4</td> <td>BCLK / 16</td> </tr> <tr> <td>101</td> <td>5</td> <td>BCLK / 32</td> </tr> <tr> <td>110</td> <td>6</td> <td>BCLK / 64</td> </tr> <tr> <td>111</td> <td>7</td> <td>BCLK / 64</td> </tr> </tbody> </table> <p>Note: BCLK is Clock frequency for Booster circuit</p>	APA[2:0]	Amount of Current in Operational Amplifier	000	0	Operation of the operational amplifier stops	001	1	Small	010	2	Medium Low	011	3	Medium	100	4	Medium High	101	5	Large	110	6	Reserved	111	7	Reserved	DCA[2:0]	Step-up cycle in Booster circuit 1	Step-up cycle in Booster circuit 2,3	000	0	BCLK / 4	001	1	BCLK / 8	010	2	BCLK / 16	011	3	BCLK / 16	100	4	BCLK / 16	101	5	BCLK / 32	110	6	BCLK / 64	111	7	BCLK / 64
	APA[2:0]	Amount of Current in Operational Amplifier																																																				
000	0	Operation of the operational amplifier stops																																																				
001	1	Small																																																				
010	2	Medium Low																																																				
011	3	Medium																																																				
100	4	Medium High																																																				
101	5	Large																																																				
110	6	Reserved																																																				
111	7	Reserved																																																				
DCA[2:0]	Step-up cycle in Booster circuit 1	Step-up cycle in Booster circuit 2,3																																																				
000	0	BCLK / 4																																																				
001	1	BCLK / 8																																																				
010	2	BCLK / 16																																																				
011	3	BCLK / 16																																																				
100	4	BCLK / 16																																																				
101	5	BCLK / 32																																																				
110	6	BCLK / 64																																																				
111	7	BCLK / 64																																																				
Restriction	-If some parameter of the register not use the register need to be reserved.																																																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																									
Status	Availability																																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																					
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																					
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																					
Sleep In	Yes																																																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th colspan="2">Default Value</th> </tr> <tr> <td></td> <th>APA[2:0]</th> <th>DCA[2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>02h</td> <td>04h</td> </tr> <tr> <td>S/W Reset</td> <td>02h</td> <td>04h</td> </tr> <tr> <td>H/W Reset</td> <td>02h</td> <td>04h</td> </tr> </tbody> </table>	Status	Default Value			APA[2:0]	DCA[2:0]	Power On Sequence	02h	04h	S/W Reset	02h	04h	H/W Reset	02h	04h																																						
Status	Default Value																																																					
	APA[2:0]	DCA[2:0]																																																				
Power On Sequence	02h	04h																																																				
S/W Reset	02h	04h																																																				
H/W Reset	02h	04h																																																				

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.










NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2.13 PWCTR4 (C3h): Power Control 4 (in Idle mode/ 8-colors)

C3H	PWCTR4 (Power Control 4)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
PWCTR4	0	↑	1	-	1	1	0	0	0	0	1	1	(C3h)
1 st Parameter	1	↑	1		0	0	0	0	0	APB2	APB1	APB0	04h
2 nd Parameter	1	↑	1		0	0	0	0	0	DCB2	DCB1	DCB0	07h

NOTE: "-" Don't care

Description	<p>-Set the amount of current in Operational amplifier in Idle mode/ 8-colors.</p> <p>-Adjust the amount of fixed current from the fixed current source in the operational amplifier for the source driver.</p> <table border="1"> <thead> <tr> <th>APB[2:0]</th> <th colspan="2">Amount of Current in Operational Amplifier</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>0</td> <td>Operation of the operational amplifier stops</td> </tr> <tr> <td>001</td> <td>1</td> <td>Small</td> </tr> <tr> <td>010</td> <td>2</td> <td>Medium Low</td> </tr> <tr> <td>011</td> <td>3</td> <td>Medium</td> </tr> <tr> <td>100</td> <td>4</td> <td>Medium High</td> </tr> <tr> <td>101</td> <td>5</td> <td>Large</td> </tr> <tr> <td>110</td> <td>6</td> <td>Reserved</td> </tr> <tr> <td>111</td> <td>7</td> <td>Reserved</td> </tr> </tbody> </table> <p>-Set the Booster circuit Step-up cycle in Idle mode/ 8-colors.</p> <table border="1"> <thead> <tr> <th>DCB[2:0]</th> <th>Step-up cycle in Booster circuit 1</th> <th>Step-up cycle in Booster circuit 2,3</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>BCLK / 1</td> <td>BCLK / 4</td> </tr> <tr> <td>001</td> <td>BCLK / 1</td> <td>BCLK / 8</td> </tr> <tr> <td>010</td> <td>BCLK / 1</td> <td>BCLK / 16</td> </tr> <tr> <td>011</td> <td>BCLK / 2</td> <td>BCLK / 16</td> </tr> <tr> <td>100</td> <td>BCLK / 4</td> <td>BCLK / 16</td> </tr> <tr> <td>101</td> <td>BCLK / 4</td> <td>BCLK / 32</td> </tr> <tr> <td>110</td> <td>BCLK / 4</td> <td>BCLK / 64</td> </tr> <tr> <td>111</td> <td>BCLK / 8</td> <td>BCLK / 64</td> </tr> </tbody> </table> <p>Note: BCLK is Clock frequency for Booster circuit</p>	APB[2:0]	Amount of Current in Operational Amplifier		000	0	Operation of the operational amplifier stops	001	1	Small	010	2	Medium Low	011	3	Medium	100	4	Medium High	101	5	Large	110	6	Reserved	111	7	Reserved	DCB[2:0]	Step-up cycle in Booster circuit 1	Step-up cycle in Booster circuit 2,3	000	BCLK / 1	BCLK / 4	001	BCLK / 1	BCLK / 8	010	BCLK / 1	BCLK / 16	011	BCLK / 2	BCLK / 16	100	BCLK / 4	BCLK / 16	101	BCLK / 4	BCLK / 32	110	BCLK / 4	BCLK / 64	111	BCLK / 8	BCLK / 64
	APB[2:0]	Amount of Current in Operational Amplifier																																																					
000	0	Operation of the operational amplifier stops																																																					
001	1	Small																																																					
010	2	Medium Low																																																					
011	3	Medium																																																					
100	4	Medium High																																																					
101	5	Large																																																					
110	6	Reserved																																																					
111	7	Reserved																																																					
DCB[2:0]	Step-up cycle in Booster circuit 1	Step-up cycle in Booster circuit 2,3																																																					
000	BCLK / 1	BCLK / 4																																																					
001	BCLK / 1	BCLK / 8																																																					
010	BCLK / 1	BCLK / 16																																																					
011	BCLK / 2	BCLK / 16																																																					
100	BCLK / 4	BCLK / 16																																																					
101	BCLK / 4	BCLK / 32																																																					
110	BCLK / 4	BCLK / 64																																																					
111	BCLK / 8	BCLK / 64																																																					
Restriction	-If some parameter of the register not use, the register need to be reserved.																																																						
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																										
Status	Availability																																																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																						
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																						
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																						
Sleep In	Yes																																																						

Default	<table border="1"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th colspan="2" style="background-color: #cccccc;">Default Value</th> </tr> </thead> <tbody> <tr> <td></td> <td style="background-color: #ffffcc;">APB[2:0]</td> <td style="background-color: #ffffcc;">DC[2:0]</td> </tr> <tr> <td>Power On Sequence</td> <td style="color: red;">02h</td> <td>07h</td> </tr> <tr> <td>S/W Reset</td> <td style="color: red;">02h</td> <td>07h</td> </tr> <tr> <td>H/W Reset</td> <td style="color: red;">02h</td> <td>07h</td> </tr> </tbody> </table>		Status	Default Value			APB[2:0]	DC[2:0]	Power On Sequence	02h	07h	S/W Reset	02h	07h	H/W Reset	02h	07h
	Status	Default Value															
		APB[2:0]	DC[2:0]														
	Power On Sequence	02h	07h														
	S/W Reset	02h	07h														
H/W Reset	02h	07h															
Flow Chart	<div style="border: 1px dashed black; padding: 10px;"> <div style="text-align: center; margin-bottom: 10px;">  <p style="margin: 0;">PWCTR4 (C3h)</p> <p style="margin: 0;">1st Parameter: APB[2:0]</p> <p style="margin: 0;">2nd Parameter: DCB[2:0]</p> </div> <div style="float: right; border: 1px dashed black; padding: 5px; margin-top: 10px;"> <p style="text-align: center; margin: 0;">Legend</p> <ul style="list-style-type: none">  command  Parameter  Display  Action  Mode  Sequential transfer </div> </div>																


NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2.14 PWCTR5 (C4h): Power Control 5 (in Partial mode/ full-colors)

C4H	PWCTR5 (Power Control 5)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
PWCTR5	0	↑	1	-	1	1	0	0	0	1	0	0	(C4h)
1 st Parameter	1	↑	1		0	0	0	0	0	APC2	APC1	APC0	03h
2 nd Parameter	1	↑	1		0	0	0	0	0	DCC2	DCC1	DCC0	07h

NOTE: “-“ Don't care

Description	<p>-Set the amount of current in Operational amplifier in Partial mode/ full-colors.</p> <p>-Adjust the amount of fixed current from the fixed current source in the operational amplifier for the source driver.</p> <table border="1"> <thead> <tr> <th>APC[2:0]</th> <th colspan="2">Amount of Current in Operational Amplifier</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>0</td> <td>Operation of the operational amplifier stops</td> </tr> <tr> <td>001</td> <td>1</td> <td>Small</td> </tr> <tr> <td>010</td> <td>2</td> <td>Medium Low</td> </tr> <tr> <td>011</td> <td>3</td> <td>Medium</td> </tr> <tr> <td>100</td> <td>4</td> <td>Medium High</td> </tr> <tr> <td>101</td> <td>5</td> <td>Large</td> </tr> <tr> <td>110</td> <td>6</td> <td>Reserved</td> </tr> <tr> <td>111</td> <td>7</td> <td>Reserved</td> </tr> </tbody> </table> <p>-Set the Booster circuit Step-up cycle in Partial mode/ full-colors.</p> <table border="1"> <thead> <tr> <th>DCC[2:0]</th> <th>Step-up cycle in Booster circuit 1</th> <th>Step-up cycle in Booster circuit 2,3</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>BCLK / 1</td> <td>BCLK / 4</td> </tr> <tr> <td>001</td> <td>BCLK / 1</td> <td>BCLK / 8</td> </tr> <tr> <td>010</td> <td>BCLK / 1</td> <td>BCLK / 16</td> </tr> <tr> <td>011</td> <td>BCLK / 2</td> <td>BCLK / 16</td> </tr> <tr> <td>100</td> <td>BCLK / 4</td> <td>BCLK / 16</td> </tr> <tr> <td>101</td> <td>BCLK / 4</td> <td>BCLK / 32</td> </tr> <tr> <td>110</td> <td>BCLK / 4</td> <td>BCLK / 64</td> </tr> <tr> <td>111</td> <td>BCLK / 8</td> <td>BCLK / 64</td> </tr> </tbody> </table> <p>Note: BCLK is Clock frequency for Booster circuit</p>	APC[2:0]	Amount of Current in Operational Amplifier		000	0	Operation of the operational amplifier stops	001	1	Small	010	2	Medium Low	011	3	Medium	100	4	Medium High	101	5	Large	110	6	Reserved	111	7	Reserved	DCC[2:0]	Step-up cycle in Booster circuit 1	Step-up cycle in Booster circuit 2,3	000	BCLK / 1	BCLK / 4	001	BCLK / 1	BCLK / 8	010	BCLK / 1	BCLK / 16	011	BCLK / 2	BCLK / 16	100	BCLK / 4	BCLK / 16	101	BCLK / 4	BCLK / 32	110	BCLK / 4	BCLK / 64	111	BCLK / 8	BCLK / 64
	APC[2:0]	Amount of Current in Operational Amplifier																																																					
000	0	Operation of the operational amplifier stops																																																					
001	1	Small																																																					
010	2	Medium Low																																																					
011	3	Medium																																																					
100	4	Medium High																																																					
101	5	Large																																																					
110	6	Reserved																																																					
111	7	Reserved																																																					
DCC[2:0]	Step-up cycle in Booster circuit 1	Step-up cycle in Booster circuit 2,3																																																					
000	BCLK / 1	BCLK / 4																																																					
001	BCLK / 1	BCLK / 8																																																					
010	BCLK / 1	BCLK / 16																																																					
011	BCLK / 2	BCLK / 16																																																					
100	BCLK / 4	BCLK / 16																																																					
101	BCLK / 4	BCLK / 32																																																					
110	BCLK / 4	BCLK / 64																																																					
111	BCLK / 8	BCLK / 64																																																					
Restriction	-If some parameter of the register not use the register need to be reserved.																																																						
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																										
Status	Availability																																																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																						
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																																						
Partial Mode On, Idle Mode On, Sleep Out	Yes																																																						
Sleep In	Yes																																																						

Default	<table border="1"> <thead> <tr> <th>Status</th> <th colspan="2">Default Value</th> </tr> </thead> <tbody> <tr> <td></td> <td>AP[2:0]</td> <td>DC[2:0]</td> </tr> <tr> <td>Power On Sequence</td> <td>02h</td> <td>04h</td> </tr> <tr> <td>S/W Reset</td> <td>02h</td> <td>04h</td> </tr> <tr> <td>H/W Reset</td> <td>02h</td> <td>04h</td> </tr> </tbody> </table>		Status	Default Value			AP[2:0]	DC[2:0]	Power On Sequence	02h	04h	S/W Reset	02h	04h	H/W Reset	02h	04h
	Status	Default Value															
		AP[2:0]	DC[2:0]														
	Power On Sequence	02h	04h														
	S/W Reset	02h	04h														
H/W Reset	02h	04h															
<p>Flow Chart</p> 																	

NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2.15 VMCTR1 (C5h): VCOM Control 1

C5H	VMCTR1 (VCOM Control 1)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
VMCTR1	0	↑	1	-	1	1	0	0	0	1	0	1	(C5h)
1 st Parameter	1	↑	1		-	VMH6	VMH5	VMH4	VMH3	VMH2	VMH1	VMH0	1Ah/3Ah
2 nd Parameter	1	↑	1		0	VML6	VML5	VML4	VML3	VML2	VML1	VML0	18h/38h

NOTE: “-“ Don't care








-Set VCOMH Voltage												
VMH[6:0]	VCOMH	VMH[6:0]	VCOMH	VMH[6:0]	VCOMH	VMH[6:0]	VCOMH	VMH[6:0]	VCOMH	VMH[6:0]	VCOMH	Description
0000000	0	2.500	0011011	27	3.175	0110110	54	3.850	1010001	81	4.525	
0000001	1	2.525	0011100	28	3.200	0110111	55	3.875	1010010	82	4.550	
0000010	2	2.550	0011101	29	3.225	0111000	56	3.900	1010011	83	4.575	
0000011	3	2.575	0011110	30	3.250	0111001	57	3.925	1010100	84	4.600	
0000100	4	2.600	0011111	31	3.275	0111010	58	3.950(ECB)	1010101	85	4.625	
0000101	5	2.625	0100000	32	3.300	0111011	59	3.975	1010110	86	4.650	
0000110	6	2.650	0100001	33	3.325	0111100	60	4.000	1010111	87	4.675	
0000111	7	2.675	0100010	34	3.350	0111101	61	4.025	1011000	88	4.700	
0001000	8	2.700	0100011	35	3.375	0111110	62	4.050	1011001	89	4.725	
0001001	9	2.725	0100100	36	3.400	0111111	63	4.075	1011010	90	4.750	
0001010	10	2.750	0100101	37	3.425	1000000	64	4.100	1011011	91	4.775	
0001011	11	2.775	0100110	38	3.450	1000001	65	4.125	1011100	92	4.800	
0001100	12	2.800	0100111	39	3.475	1000010	66	4.150	1011101	93	4.825	
0001101	13	2.825	0101000	40	3.500	1000011	67	4.175	1011110	94	4.850	
0001110	14	2.850	0101001	41	3.525	1000100	68	4.200	1011111	95	4.875	
0001111	15	2.875	0101010	42	3.550	1000101	69	4.225	1100000	96	4.900	
0010000	16	2.900	0101011	43	3.575	1000110	70	4.250	1100001	97	4.925	
0010001	17	2.925	0101100	44	3.600	1000111	71	4.275	1100010	98	4.950	
0010010	18	2.950	0101101	45	3.625	1001000	72	4.300	1100011	99	4.975	
0010011	19	2.975	0101110	46	3.650	1001001	73	4.325	1100100	100	5.000	
0010100	20	3.000	0101111	47	3.675	1001010	74	4.350	1100101	101	Not Permitted	
0010101	21	3.025	0110000	48	3.700	1001011	75	4.375				
0010110	22	3.050	0110001	49	3.725	1001100	76	4.400	1111111	127		
0010111	23	3.075	0110010	50	3.750	1001101	77	4.425				
0011000	24	3.100	0110011	51	3.775	1001110	78	4.450				
0011001	25	3.125	0110100	52	3.800	1001111	79	4.475				
0011010	26	3.150(TM)	0110101	53	3.825	1010000	80	4.500				

*When using VCOMH lower than VDD,EQ function must turn off.

-Set VCOML Voltage												
VML[6:0]	VCOML	VML[6:0]	VCOML	VML[6:0]	VCOML	VML[6:0]	VCOML	VML[6:0]	VCOML	VML[6:0]	VCOML	Description
0000000	0	-2.500	0011011	27	-1.825	0110110	54	-1.150	1010001	81	-0.475	
0000001	1	-2.475	0011100	28	-1.800	0110111	55	-1.125	1010010	82	-0.450	
0000010	2	-2.450	0011101	29	-1.775	0111000	56	-1.100(ECB)	1010011	83	-0.425	
0000011	3	-2.425	0011110	30	-1.750	0111001	57	-1.075	1010100	84	-0.400	
0000100	4	-2.400	0011111	31	-1.725	0111010	58	-1.050	1010101	85	-0.375	
0000101	5	-2.375	0100000	32	-1.700	0111011	59	-1.025	1010110	86	-0.350	
0000110	6	-2.350	0100001	33	-1.675	0111100	60	-1.000	1010111	87	-0.325	
0000111	7	-2.325	0100010	34	-1.650	0111101	61	-0.975	1011000	88	-0.300	
0001000	8	-2.300	0100011	35	-1.625	0111110	62	-0.950	1011001	89	-0.275	
0001001	9	-2.275	0100100	36	-1.600	0111111	63	-0.925	1011010	90	-0.250	
0001010	10	-2.250	0100101	37	-1.575	1000000	64	-0.900	1011011	91	-0.225	

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

	0001011	11	-2.225	0100110	38	-1.550	1000001	65	-0.875	1011100	92	-0.200																							
	0001100	12	-2.200	0100111	39	-1.525	1000010	66	-0.850	1011101	93	-0.175																							
	0001101	13	-2.175	0101000	40	-1.500	1000011	67	-0.825	1011110	94	-0.150																							
	0001110	14	-2.150	0101001	41	-1.475	1000100	68	-0.800	1011111	95	-0.125																							
	0001111	15	-2.125	0101010	42	-1.450	1000101	69	-0.775	1100000	96	-0.100																							
	0010000	16	-2.100	0101011	43	-1.425	1000110	70	-0.750	1100001	97	-0.075																							
	0010001	17	-2.075	0101100	44	-1.400	1000111	71	-0.725	1100010	98	-0.050																							
	0010010	18	-2.050	0101101	45	-1.375	1001000	72	-0.700	1100011	99	-0.025																							
	0010011	19	-2.025	0101110	46	-1.350	1001001	73	-0.675	1100100	100	0.000																							
	0010100	20	-2.000	0101111	47	-1.325	1001010	74	-0.650	1100101	101	Not Permitted																							
	0010101	21	-1.975	0110000	48	-1.300	1001011	75	-0.625																										
	0010110	22	-1.950	0110001	49	-1.275	1001100	76	-0.600	1111111	127																								
	0010111	23	-1.925	0110010	50	-1.250	1001101	77	-0.575																										
	0011000	24	-1.900(TM)	0110011	51	-1.225	1001110	78	-0.550																										
	0011001	25	-1.875	0110100	52	-1.200	1001111	79	-0.525																										
	0011010	26	-1.850	0110101	53	-1.175	1010000	80	-0.500																										
Restriction	-If this register not using the register need be reserved. -The deviation value of VCOMH/VCOML between with Measurement and Specification: Max<=25mV -The deviation value of VCOMAC between with Measurement and Specification: Max <=50mV																																		
Register Availability	<table border="1"> <thead> <tr><th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes											
Status	Availability																																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																																		
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																		
Partial Mode On, Idle Mode On, Sleep Out	Yes																																		
Sleep In	Yes																																		
Default	<table border="1"> <thead> <tr><th rowspan="2">Status</th><th colspan="3">Default Value</th></tr> <tr><th>nVM</th><th>LCM = "01" TM LC Type</th><th>LCM = "11" ECB LC type</th></tr> <tr><td></td><td></td><td>VMH[6:0] / VML[6:0]</td><td>VMH[6:0] / VML[6:0]</td></tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>0d</td><td>1Ah/18h</td><td>3Ah/38h</td></tr> <tr><td>S/W Reset</td><td>0d</td><td>1Ah/18h</td><td>3Ah/38h</td></tr> <tr><td>H/W Reset</td><td>0d</td><td>1Ah/18h</td><td>3Ah/38h</td></tr> </tbody> </table>												Status	Default Value			nVM	LCM = "01" TM LC Type	LCM = "11" ECB LC type			VMH[6:0] / VML[6:0]	VMH[6:0] / VML[6:0]	Power On Sequence	0d	1Ah/18h	3Ah/38h	S/W Reset	0d	1Ah/18h	3Ah/38h	H/W Reset	0d	1Ah/18h	3Ah/38h
Status	Default Value																																		
	nVM	LCM = "01" TM LC Type	LCM = "11" ECB LC type																																
		VMH[6:0] / VML[6:0]	VMH[6:0] / VML[6:0]																																
Power On Sequence	0d	1Ah/18h	3Ah/38h																																
S/W Reset	0d	1Ah/18h	3Ah/38h																																
H/W Reset	0d	1Ah/18h	3Ah/38h																																
Flow Chart	<div style="border: 1px dashed black; padding: 10px;"> <div style="text-align: center;">  <p>VMCTR1 (C5h)</p> <p>1st Parameter: VMH[6:0] 2nd Parameter: VML[6:0]</p> </div> <div style="float: right; border: 1px dashed black; padding: 5px; margin-top: 10px;"> <p>Legend</p> <ul style="list-style-type: none">  command  Parameter  Display  Action  Mode  Sequential transfer </div> </div>																																		

6.2.16 VMOFCTR (C7h): VCOM Offset Control


C7H	VMOFCTR (VCOM Offset Control)												
Inst/Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
VMCTR2	0	↑	1	-	1	1	0	0	0	1	1	1	(C7h)
1 st Parameter	1	↑	1		nVM*	VMF6	VMF5	VMF4	VMF3	VMF2	VMF1	VMF0	MTP

NOTE: “-“ Don’t care

Description	-Set VCOMH Voltage																																												
	<table border="1"> <thead> <tr> <th>VMF[6:0]</th> <th>VCOMH Output Level</th> <th>VCOML Output Level</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>“VMH” – 64d</td> <td>“VML” – 64d</td> </tr> <tr> <td>1</td> <td>“VMH” – 63d</td> <td>“VML” – 63d</td> </tr> <tr> <td>2</td> <td>“VMH” – 62d</td> <td>“VML” – 62d</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>62</td> <td>“VMH” – 2d</td> <td>“VML” – 2d</td> </tr> <tr> <td>63</td> <td>“VMH” – 1d</td> <td>“VML” – 1d</td> </tr> <tr> <td>64</td> <td>“VMH”</td> <td>“VML”</td> </tr> <tr> <td>65</td> <td>“VMH” + 1d</td> <td>“VML” + 1d</td> </tr> <tr> <td>66</td> <td>“VMH” + 2d</td> <td>“VML” + 2d</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>126</td> <td>“VMH” + 62d</td> <td>“VML” + 62d</td> </tr> <tr> <td>127</td> <td>“VMH” + 63d</td> <td>“VML” + 63d</td> </tr> </tbody> </table> <p>-IF “VMH” + xd or “VML” + xd is less than 0d, it becomes 0d. -IF “VMH” + xd or “VML” + xd is large than 100d, it becomes 100d. -VMF[5:0] are stored in NV memory to contrast. - -Select the VMF[6:0] value</p> <table border="1"> <thead> <tr> <th>nVM</th> <th>VMF[6:0] value</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>VCOM offset value from NV memory</td> </tr> <tr> <td>1</td> <td>VCOM offset value in the VMF[6:0] registers</td> </tr> </tbody> </table> <p>-When the VCOM circuit use VCOMH (C5h) + VCOML (C5h) + VCOM-offset (C7h) structure, the nVM need to be used in this case.</p>	VMF[6:0]	VCOMH Output Level	VCOML Output Level	0	“VMH” – 64d	“VML” – 64d	1	“VMH” – 63d	“VML” – 63d	2	“VMH” – 62d	“VML” – 62d	:	:	:	62	“VMH” – 2d	“VML” – 2d	63	“VMH” – 1d	“VML” – 1d	64	“VMH”	“VML”	65	“VMH” + 1d	“VML” + 1d	66	“VMH” + 2d	“VML” + 2d	:	:	:	126	“VMH” + 62d	“VML” + 62d	127	“VMH” + 63d	“VML” + 63d	nVM	VMF[6:0] value	0	VCOM offset value from NV memory	1
VMF[6:0]	VCOMH Output Level	VCOML Output Level																																											
0	“VMH” – 64d	“VML” – 64d																																											
1	“VMH” – 63d	“VML” – 63d																																											
2	“VMH” – 62d	“VML” – 62d																																											
:	:	:																																											
62	“VMH” – 2d	“VML” – 2d																																											
63	“VMH” – 1d	“VML” – 1d																																											
64	“VMH”	“VML”																																											
65	“VMH” + 1d	“VML” + 1d																																											
66	“VMH” + 2d	“VML” + 2d																																											
:	:	:																																											
126	“VMH” + 62d	“VML” + 62d																																											
127	“VMH” + 63d	“VML” + 63d																																											
nVM	VMF[6:0] value																																												
0	VCOM offset value from NV memory																																												
1	VCOM offset value in the VMF[6:0] registers																																												
Restriction	-If this register not use the register need be reserved. -To control the VCOM output voltage with VMF[5:0] command, nVM parameter should be set ‘1’.																																												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																
Status	Availability																																												
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																												
Normal Mode On, Idle Mode On, Sleep Out	Yes																																												
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																												
Partial Mode On, Idle Mode On, Sleep Out	Yes																																												
Sleep In	Yes																																												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value VMF[6:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP</td> </tr> <tr> <td>S/W Reset</td> <td>No change</td> </tr> <tr> <td>H/W Reset</td> <td>MTP</td> </tr> </tbody> </table>	Status	Default Value VMF[6:0]	Power On Sequence	MTP	S/W Reset	No change	H/W Reset	MTP																																				
Status	Default Value VMF[6:0]																																												
Power On Sequence	MTP																																												
S/W Reset	No change																																												
H/W Reset	MTP																																												

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.




NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2.17 RDVMOF (C8h): Read the VCOM Offset Value NV memory

C8H	RDVMOF (Read the VCOM Offset Value NV memory)												
Inst/ Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDVMOF	0	↑	1	-	1	1	0	0	1	0	0	0	(C8h)
1 st Parameter	0	1	↑	-	-	-	-	-	-	-	-	-	-
2 nd Parameter	1	1	↑	-	-	RVMF6	RVMF5	RVMF4	RVMF3	RVMF2	RVMF1	RVMF0	--


NOTE: "-- Don't care

Description	-Read the VCOM offset value from NV memory -The 1 st parameter is dummy data. -The 2 nd parameter is VMF[6:0] value from NV memory or register value.												
Restriction	-If this register not use the register need be reserved.												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value VMF[5:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP</td> </tr> <tr> <td>S/W Reset</td> <td>MTP</td> </tr> <tr> <td>H/W Reset</td> <td>MTP</td> </tr> </tbody> </table>	Status	Default Value VMF[5:0]	Power On Sequence	MTP	S/W Reset	MTP	H/W Reset	MTP				
Status	Default Value VMF[5:0]												
Power On Sequence	MTP												
S/W Reset	MTP												
H/W Reset	MTP												
Flow Chart													

6.2.18 WRID2 (D1h): Write ID2 Value

D1H	WRID2 (Write ID2 Value)												
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
WRID2	0	↑	1	-	1	1	0	1	0	0	0	1	(D1h)
1 st Parameter	1	↑	1	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	-


NOTE: "- "Don't care"

Description	-Write 7-bits data of LCD module version to save it to NV memory. -The 1 st parameter ID2[6:0] is LCD Module version ID.													
Restriction														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP</td> </tr> <tr> <td>S/W Reset</td> <td>MTP</td> </tr> <tr> <td>H/W Reset</td> <td>MTP</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	MTP	S/W Reset	MTP	H/W Reset	MTP					
Status	Default Value													
Power On Sequence	MTP													
S/W Reset	MTP													
H/W Reset	MTP													
Flow Chart														

6.2.19 WRID3 (D2h): Write ID3 Value

D2H	WRID3 (Write ID3 Value)												
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
WRID3	0	↑	1	-	1	1	0	1	0	0	1	0	(D2h)
1 st Parameter	1	↑	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	-

NOTE: “-“ Don't care


Description	<p>-Write 8-bits data of project code module to save it to NV memory. -The 1st parameter ID3[7:0] is product project ID. - The default value needs to be defined later.</p>												
Restriction													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP</td> </tr> <tr> <td>S/W Reset</td> <td>MTP</td> </tr> <tr> <td>H/W Reset</td> <td>MTP</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	MTP	S/W Reset	MTP	H/W Reset	MTP				
Status	Default Value												
Power On Sequence	MTP												
S/W Reset	MTP												
H/W Reset	MTP												
Flow Chart	 <p>The flow chart shows a command box labeled 'WRID3 (D2h)' with an arrow pointing to a parameter box labeled '1st Parameter: ID3[7:0]'. A legend on the right defines the symbols used in the flow chart.</p>												

6.2.20 RDID4 (D3h): Read the ID4 value

D3H	RDID4 (Read the ID4 value)												
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
RDID4	0	↑	1	-	1	1	0	1	0	0	1	1	(D3h)
1 st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2 nd Parameter	1	1	↑	-	ID417	ID416	ID415	ID414	ID413	ID412	ID411	ID410	01h
3 rd Parameter	1	1	↑	-	ID427	ID426	ID425	ID424	ID423	ID422	ID421	ID420	16h
4 th Parameter	1	1	↑	-	-	-	-	-	ID433	ID432	ID431	ID430	-

NOTE: "- " Don't care

Description	-Read the Driver IC information from mask value. -The 1 st parameter is dummy data. -The 2 nd parameter ID41[7:0] is Driver IC ID code. -The value be defined later. -Currently, "01h", "02h", "03h", "05h" can't be used. -The 3 rd parameter ID42[7:0] is Driver IC Part number ID. (The code be define by Driver IC Vender) -The 4 th parameter ID43[3:0] is Driver IC version ID. -When the Driver maker modifies any function it should be modify the parameters at this ID code before sample out also. -If Driver Maker don't need 2 parameter If can't reduce to one parameter. -If the parameters are not enough Driver makers can add or reduce yourself.			
Restriction	-			
Register Availability	Status		Availability	
	Normal Mode On, Idle Mode Off, Sleep Out		Yes	
	Normal Mode On, Idle Mode On, Sleep Out		Yes	
	Partial Mode On, Idle Mode Off, Sleep Out		Yes	
	Partial Mode On, Idle Mode On, Sleep Out		Yes	
Default	Sleep In		Yes	
	Status		Default Value-	
		ID41[7:0]	ID42[7:0]	ID43[3:0]
	Power On Sequence	01h	16h	02h
	S/W Reset	01h	16h	02h
H/W Reset	01h	16h	02h	




NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.2.21 NVFCTR1 (D9h): NV Memory Function Controller 1

D9H	NVFCTR1 (NV Memory Function Controller 1)												
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
NVFCTR1	0	↑	1	-	1	1	0	1	1	0	0	1	(D9h)
1 st Parameter	1	↑	1	-								EP_PWR	-


NOTE: “-“ Don’t care

Description	EP_PWR: MTP programming power control. (“0”: Internal power, “1”: External power form VGH) Note: The register is not used in this case.													
Restriction	-													
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00</td> </tr> <tr> <td>S/W Reset</td> <td>00</td> </tr> <tr> <td>H/W Reset</td> <td>00</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	00	S/W Reset	00	H/W Reset	00				
Status	Default Value													
Power On Sequence	00													
S/W Reset	00													
H/W Reset	00													
Flow Chart														

6.2.22 EPWRITE (DEh): MTP write command

DEH	NVFCTR2 (NV Memory Function Controller 2)												(Code)
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
EPWRITE	0	↑	1	-	1	1	0	1	1	1	1	0	(DEh)


NOTE: “-“ Don't care


Description	MTP write command. Please see 6.2.25 MTP Access sequence for program (Data write) for more detail.													
Restriction	-													
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h					
Status	Default Value													
Power On Sequence	00h													
S/W Reset	00h													
H/W Reset	00h													
Flow Chart														


6.2.23 EPCLR (DFh): MTP read command

DFH	NVFCTR3 (NV Memory Function Controller 3)												
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
EPCLR	0	↑	1	-	1	1	0	1	1	1	1	1	(DFh)

NOTE: “-“ Don't care

Description	MTP write command. Please see 6.2.26 MTP Access sequence for program (Data clear) for more detail.													
Restriction	-													
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h					
Status	Default Value													
Power On Sequence	00h													
S/W Reset	00h													
H/W Reset	00h													
Flow Chart														


6.2.24 MTP Access Sequence for Program (Data write)


6.2.25 MTP Access Sequence for Program (Data clear)


6.2.26 GMCTRP1(E0h): Gamma ('+'polarity) Correction Characteristics Setting

E0H	GMCTRP1(Gamma ('+'polarity) Correction Characteristics Setting)												(Code)
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
GMCTRP1	0	↑	1	-	1	1	1	1	0	0	0	0	(E0h)
1 st Parameter	1	↑	1	-	-	PKP12	PKP11	PKP10	-	PKP02	PKP01	PKP00	
2 nd Parameter	1	↑	1	-	-	PKP32	PKP31	PKP30	-	PKP22	PKP21	PKP20	-
3 rd Parameter	1	↑	1	-	-	PKP52	PKP51	PKP50	-	PKP42	PKP41	PKP40	-
4 th Parameter	1	↑	1	-	-	-	-	PRP04	PRP03	PRP02	PRP01	PRP00	-
5 th Parameter	1	↑	1	-	PRP23	PRP22	PRP21	PRP20	PRP13	PRP12	PRP11	PRP10	-
6 th Parameter	1	↑	1	-	-	-	-	-	PRP33	PRP32	PRP31	PRP30	
7 th Parameter	1	↑	1	-	-	-	-	PRP44	PRP43	PRP42	PRP41	PRP40	
8 th Parameter	1	↑	1	-	VRP13	VRP12	VRP11	VRP10	VRP03	VRP02	VRP01	VRP00	

NOTE: "-" Don't care, can be set to VDDI or DGND level

Description	<p>-Define by Driver IC Vender but it should be meet 2-type LC requirement</p> <p>-When turn ON the separate RGB gamma function the command is used for R-gamma ('+'polarity) of GC0 correction characteristics setting</p> <p>-When turn OFF the separate RGB gamma function the command is used for gamma ('+' polarity) correction characteristics setting</p>												
Restriction	-												
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Not Fixed</td> </tr> <tr> <td>S/W Reset</td> <td>No Change</td> </tr> <tr> <td>H/W Reset</td> <td>Not Fixed</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Not Fixed	S/W Reset	No Change	H/W Reset	Not Fixed				
Status	Default Value												
Power On Sequence	Not Fixed												
S/W Reset	No Change												
H/W Reset	Not Fixed												
Flow Chart													


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.2.27 GMCTR0(E1h): Gamma ('-' polarity) Correction Characteristics Setting

E1H	GMCTR0(Gamma ('-' polarity) Correction Characteristics Setting)												(Code)
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
GMCTR0	0	↑	1	-	1	1	1	1	0	0	0	1	(E1h)
1 st Parameter	1	↑	1	-	-	PKN12	PKN11	PKN10	-	PKN02	PKN01	PKN00	
2 nd Parameter	1	↑	1	-	-	PKN32	PKN31	PKN30	-	PKN22	PKN21	PKN20	-
3 rd Parameter	1	↑	1	-	-	PKN52	PKN51	PKN50	-	PKN42	PKN41	PKN40	-
4 th Parameter	1	↑	1	-	-	-	-	PRN04	PRN03	PRN02	PRN01	PRN00	-
5 th Parameter	1	↑	1	-	PRN23	PRN22	PRN21	PRN20	PRN13	PRN12	PRN11	PRN10	-
6 th Parameter	1	↑	1	-	-	-	-	-	PRN33	PRN32	PRN31	PRN30	
7 th Parameter	1	↑	1	-	-	-	-	PRN44	PRN43	PRN42	PRN41	PRN40	
8 th Parameter	1	↑	1	-	VRN13	VRN12	VRN11	VRN10	VRN03	VRN02	VRN01	VRN00	

NOTE: "-" Don't care, can be set to VDDI or DGND level

Description	<p>-Define by Driver IC Vender but it should be meet 2-type LC requirement</p> <p>-When turn ON the separate RGB gamma function the command is used for R-gamma ('-' polarity) of GC0 correction characteristics setting</p> <p>-When turn OFF the separate RGB gamma function the command is used for GC0 gamma ('-' polarity) correction characteristics setting</p>												
Restriction	-												
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Not Fixed</td> </tr> <tr> <td>S/W Reset</td> <td>No Change</td> </tr> <tr> <td>H/W Reset</td> <td>Not Fixed</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Not Fixed	S/W Reset	No Change	H/W Reset	Not Fixed				
Status	Default Value												
Power On Sequence	Not Fixed												
S/W Reset	No Change												
H/W Reset	Not Fixed												
Flow Chart													


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.2.28 GMCTRP2(E2h): Gamma ('+'polarity) Correction Characteristics Setting

E2H	GMCTRP2 (Gamma ('+'polarity) Correction Characteristics Setting)												(Code)
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	
GMCTRP1	0	↑	1	-	1	1	1	1	0	0	0	0	(E2h)
1 st Parameter	1	↑	1	-	-	PKP12	PKP11	PKP10	-	PKP02	PKP01	PKP00	
2 nd Parameter	1	↑	1	-	-	PKP32	PKP31	PKP30	-	PKP22	PKP21	PKP20	-
3 rd Parameter	1	↑	1	-	-	PKP52	PKP51	PKP50	-	PKP42	PKP41	PKP40	-
4 th Parameter	1	↑	1	-	-	-	-	PRP04	PRP03	PRP02	PRP01	PRP00	-
5 th Parameter	1	↑	1	-	PRP23	PRP22	PRP21	PRP20	PRP13	PRP12	PRP11	PRP10	-
6 th Parameter	1	↑	1	-	-	-	-	-	PRP33	PRP32	PRP31	PRP30	
7 th Parameter	1	↑	1	-	-	-	-	PRP44	PRP43	PRP42	PRP41	PRP40	
8 th Parameter	1	↑	1	-	VRP13	VRP12	VRP11	VRP10	VRP03	VRP02	VRP01	VRP00	

NOTE: "-" Don't care, can be set to VDDI or DGND level

Description	<p>-Define by Driver IC Vender but it should be meet 2-type LC requirement</p> <p>-When turn ON the separate RGB gamma function the command is only used for G-gamma ('+'polarity) of GC0 correction characteristics setting</p> <p>-When turn OFF the separate RGB gamma function the command is not used.</p>												
Restriction	-												
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Not Fixed</td> </tr> <tr> <td>S/W Reset</td> <td>No Change</td> </tr> <tr> <td>H/W Reset</td> <td>Not Fixed</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Not Fixed	S/W Reset	No Change	H/W Reset	Not Fixed				
Status	Default Value												
Power On Sequence	Not Fixed												
S/W Reset	No Change												
H/W Reset	Not Fixed												
Flow Chart													


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.2.29 GMCTR2(E3h): Gamma ('-'polarity) Correction Characteristics Setting

E3H	GMCTR2(Gamma ('-'polarity) Correction Characteristics Setting)												(Code)
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	
GMCTR0	0	↑	1	-	1	1	1	1	0	0	0	1	(E3h)
1 st Parameter	1	↑	1	-	-	PKN12	PKN11	PKN10	-	PKN02	PKN01	PKN00	
2 nd Parameter	1	↑	1	-	-	PKN32	PKN31	PKN30	-	PKN22	PKN21	PKN20	-
3 rd Parameter	1	↑	1	-	-	PKN52	PKN51	PKN50	-	PKN42	PKN41	PKN40	-
4 th Parameter	1	↑	1	-	-	-	-	PRN04	PRN03	PRN02	PRN01	PRN00	-
5 th Parameter	1	↑	1	-	PRN23	PRN22	PRN21	PRN20	PRN13	PRN12	PRN11	PRN10	-
6 th Parameter	1	↑	1	-	-	-	-	-	PRN33	PRN32	PRN31	PRN30	
7 th Parameter	1	↑	1	-	-	-	-	PRN44	PRN43	PRN42	PRN41	PRN40	
8 th Parameter	1	↑	1	-	VRN13	VRN12	VRN11	VRN10	VRN03	VRN02	VRN01	VRN00	

NOTE: "-" Don't care, can be set to VDDI or DGND level

Description	<p>-Define by Driver IC Vender but it should be meet 2-type LC requirement</p> <p>-When turn ON the separate RGB gamma function the command is only used for G-gamma ('-'polarity) of GC0 correction characteristics setting</p> <p>-When turn OFF the separate RGB gamma function the command is not used.</p>												
Restriction	-												
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Not Fixed</td> </tr> <tr> <td>S/W Reset</td> <td>No Change</td> </tr> <tr> <td>H/W Reset</td> <td>Not Fixed</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Not Fixed	S/W Reset	No Change	H/W Reset	Not Fixed				
Status	Default Value												
Power On Sequence	Not Fixed												
S/W Reset	No Change												
H/W Reset	Not Fixed												
Flow Chart													


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.2.30 GMCTRP3(E4h): Gamma ('+'polarity) Correction Characteristics Setting

E4H	GMCTRP3 (Gamma ('+'polarity) Correction Characteristics Setting)												(Code)
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	
GMCTRP1	0	↑	1	-	1	1	1	1	0	0	0	0	(E4h)
1 st Parameter	1	↑	1	-	-	PKP12	PKP11	PKP10	-	PKP02	PKP01	PKP00	
2 nd Parameter	1	↑	1	-	-	PKP32	PKP31	PKP30	-	PKP22	PKP21	PKP20	-
3 rd Parameter	1	↑	1	-	-	PKP52	PKP51	PKP50	-	PKP42	PKP41	PKP40	-
4 th Parameter	1	↑	1	-	-	-	-	PRP04	PRP03	PRP02	PRP01	PRP00	-
5 th Parameter	1	↑	1	-	PRP23	PRP22	PRP21	PRP20	PRP13	PRP12	PRP11	PRP10	-
6 th Parameter	1	↑	1	-	-	-	-	-	PRP33	PRP32	PRP31	PRP30	
7 th Parameter	1	↑	1	-	-	-	-	PRP44	PRP43	PRP42	PRP41	PRP40	
8 th Parameter	1	↑	1	-	VRP13	VRP12	VRP11	VRP10	VRP03	VRP02	VRP01	VRP00	

NOTE: "-" Don't care, can be set to VDDI or DGND level

Description	<p>-Define by Driver IC Vender but it should be meet 2-type LC requirement</p> <p>-When turn ON the separate RGB gamma function the command is only used for B-gamma ('+'polarity) of GC0 correction characteristics setting</p> <p>-When turn OFF the separate RGB gamma function the command is not used.</p>												
Restriction	-												
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Not Fixed</td> </tr> <tr> <td>S/W Reset</td> <td>No Change</td> </tr> <tr> <td>H/W Reset</td> <td>Not Fixed</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Not Fixed	S/W Reset	No Change	H/W Reset	Not Fixed				
Status	Default Value												
Power On Sequence	Not Fixed												
S/W Reset	No Change												
H/W Reset	Not Fixed												
Flow Chart													


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6.2.31 GMCTRN3(E5h): Gamma ('-'polarity) Correction Characteristics Setting

E5H	GMCTRN3(Gamma ('-'polarity) Correction Characteristics Setting)												(Code)
	Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	
GMCTRN0	0	↑	1	-	1	1	1	1	0	0	0	1	(E5h)
1 st Parameter	1	↑	1	-	-	PKN12	PKN11	PKN10	-	PKN02	PKN01	PKN00	
2 nd Parameter	1	↑	1	-	-	PKN32	PKN31	PKN30	-	PKN22	PKN21	PKN20	-
3 rd Parameter	1	↑	1	-	-	PKN52	PKN51	PKN50	-	PKN42	PKN41	PKN40	-
4 th Parameter	1	↑	1	-	-	-	-	PRN04	PRN03	PRN02	PRN01	PRN00	-
5 th Parameter	1	↑	1	-	PRN23	PRN22	PRN21	PRN20	PRN13	PRN12	PRN11	PRN10	-
6 th Parameter	1	↑	1	-	-	-	-	-	PRN33	PRN32	PRN31	PRN30	
7 th Parameter	1	↑	1	-	-	-	-	PRN44	PRN43	PRN42	PRN41	PRN40	
8 th Parameter	1	↑	1	-	VRN13	VRN12	VRN11	VRN10	VRN03	VRN02	VRN01	VRN00	

NOTE: "-" Don't care, can be set to VDDI or DGND level

Description	<p>-Define by Driver IC Vender but it should be meet 2-type LC requirement</p> <p>-When turn ON the separate RGB gamma function the command is only used for B-gamma ('-' polarity) of GC0 correction characteristics setting</p> <p>-When turn OFF the separate RGB gamma function the command is not used.</p>												
Restriction	-												
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Not Fixed</td> </tr> <tr> <td>S/W Reset</td> <td>No Change</td> </tr> <tr> <td>H/W Reset</td> <td>Not Fixed</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Not Fixed	S/W Reset	No Change	H/W Reset	Not Fixed				
Status	Default Value												
Power On Sequence	Not Fixed												
S/W Reset	No Change												
H/W Reset	Not Fixed												
Flow Chart													

6.2.32 GAM_R_SEL: Gamma selection (F2h)

F2H	Gamma selection (GAMCTRL)												(Code)
Inst/ Para	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	(Code)
GAMCTRL	0	↑	1	-	1	1	0	1	1	1	1	GAM_R_SEL	(F2h)

NOTE: “-“ Don't care

Description	GAM_R_SEL: Gamma selection 0: Gamma control by RE0 & RE1 registers value. 1: Gamma control by GC0~GC3 ROM value. (Cooperate with R26h register) D0: The flag must be fixed at 0. D2: The flag must be fixed at 1. D3: The flag must be fixed at 1.													
Restriction	-													
Register Available	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th>Default Value</th> </tr> <tr> <th>GAM_R_SEL</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0</td> </tr> <tr> <td>S/W Reset</td> <td>0</td> </tr> <tr> <td>H/W Reset</td> <td>0</td> </tr> </tbody> </table>	Status	Default Value	GAM_R_SEL	Power On Sequence	0	S/W Reset	0	H/W Reset	0				
Status	Default Value													
	GAM_R_SEL													
Power On Sequence	0													
S/W Reset	0													
H/W Reset	0													
Flow Chart														

NOVATEK CONFIDENTIAL
NO DISCLOSURE

6.3 Reset Table (Default Value)
GM=00,176RGBX220

Item	Register	After	After Hardware	After Software Reset
Frame memory		Random	No Change	No Change
Sleep In/Out	10h/ 11h	In	In	In
Display On/Off	29h/ 28h	Off	Off	Off
Display mode	13h/ 12h	Normal	Normal	Normal
Display Inversion On/Off	21h/ 20h	Off	Off	Off
Display Idle Mode On/Off	39h/ 38h	Off	Off	Off
Column: Start Address (XS)	2Ah	0000h	0000h	0000h
Column: End Address (XE)	2Ah	00AFh	00AFh	00AFh (when MV=0) 00DBh (when MV=1)
Row: Start Address (YS)	2Bh	0000h	0000h	0000h
Row: End Address (YE)	2Bh	00DBh	00DBh	00DBh (when MV=0) 00AFh (when MV=1)
RGB for 4k, 65k, 262K Color	2Dh	Random	See Section	No Change
Partial: Start Address (PSL)	30h	0000h	0000h	0000h
Partial: End Address (PEL)	30h	00DBh	00DBh	00DBh
Scroll: Vertical scrolling		Off	Off	Off
Scroll: Top Fixed Area	33h	0000h	0000h	0000h
Scroll: Scroll Area (VSA)	33h	00DCh	00DCh	00DCh
Scroll: Bottom Fixed Area	33h	0000h	0000h	0000h
Scroll Start Address (SSA)	37h	0000h	0000h	0000h
Tearing: On/Off	35h/ 34h	Off	Off	Off
Tearing Effect Mode *3)	35h	00h	00h (Mode1)	00h (Mode1)
Memory Data Access	36h	0/0/0/0/0	0/0/0/0/0	No Change
Interface Pixel Color	3Ah	56h	56h	No Change
RDDPM	0Ah	08h	08h	08h
RDDMADCTR	0Bh	00h	00h	No Change
RDDCOLMOD	0Ch	56h	56h	No Change
RDDIM	0Dh	00h	00h	00h
RDDSM	0Eh	00h	00h	00h
RDDSDR	0Fh	00h	00h	00h
ID1	DAh	38h	38h	38h
ID2	DBh	8xh	8xh	8xh
ID3	DCh	62h	62h	62h

Notes 1. There will be no abnormal visible effects on the display when S/W or H/W Reset is applied. Notes:2.

Powered-On Reset finishes within 10 μ s after both VDD & VDDI are applied.

Notes:3. TE Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

GM=01,176RGBX176

Item	Register	After	After Hardware	After Software Reset
Frame memory		Random	No Change	No Change
Sleep In/Out	10h/ 11h	In	In	In
Display On/Off	29h/ 28h	Off	Off	Off
Display mode	13h/ 12h	Normal	Normal	Normal
Display Inversion On/Off	21h/ 20h	Off	Off	Off
Display Idle Mode On/Off	39h/ 38h	Off	Off	Off
Column: Start Address (XS)	2Ah	0000h	0000h	0000h
Column: End Address (XE)	2Ah	00AFh	00AFh	00AFh (when MV=0) 00AFh (when MV=1)
Row: Start Address (YS)	2Bh	0000h	0000h	0000h
Row: End Address (YE)	2Bh	00AFh	00AFh	00AFh (when MV=0) 00AFh (when MV=1)
RGB for 4k, 65k, 262K Color	2Dh	Random	See Section	No Change
Partial: Start Address (PSL)	30h	0000h	0000h	0000h
Partial: End Address (PEL)	30h	00AFh	00AFh	00AFh
Scroll: Vertical scrolling		Off	Off	Off
Scroll: Top Fixed Area	33h	0000h	0000h	0000h
Scroll: Scroll Area (VSA)	33h	00B0h	00B0h	00B0h
Scroll: Bottom Fixed Area	33h	0000h	0000h	0000h
Scroll Start Address (SSA)	37h	0000h	0000h	0000h
Tearing: On/Off	35h/ 34h	Off	Off	Off
Tearing Effect Mode *3)	35h	00h	00h (Mode1)	00h (Mode1)
Memory Data Access	36h	0/0/0/0/0	0/0/0/0/0	No Change
Interface Pixel Color	3Ah	56h	56h	No Change
RDDPM	0Ah	08h	08h	08h
RDDMADCTR	0Bh	00h	00h	No Change
RDDCOLMOD	0Ch	56h	56h	No Change
RDDIM	0Dh	00h	00h	00h
RDDSM	0Eh	00h	00h	00h
RDDSDR	0Fh	00h	00h	00h
ID1	DAh	38h	38h	38h
ID2	DBh	8xh	8xh	8xh
ID3	DCh	62h	62h	62h

Notes 1. There will be no abnormal visible effects on the display when S/W or H/W Reset is applied. Notes:2.

Powered-On Reset finishes within 10 μ s after both VDD & VDDI are applied.

Notes:3. TE Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

GM=11,176RGBX132

Item	Register	After	After Hardware	After Software Reset
Frame memory		Random	No Change	No Change
Sleep In/Out	10h/ 11h	In	In	In
Display On/Off	29h/ 28h	Off	Off	Off
Display mode	13h/ 12h	Normal	Normal	Normal
Display Inversion On/Off	21h/ 20h	Off	Off	Off
Display Idle Mode On/Off	39h/ 38h	Off	Off	Off
Column: Start Address (XS)	2Ah	0000h	0000h	0000h
Column: End Address (XE)	2Ah	00AFh	00AFh	00AFh (when MV=0) 0083h (when MV=1)
Row: Start Address (YS)	2Bh	0000h	0000h	0000h
Row: End Address (YE)	2Bh	0083h	0083h	0083h (when MV=0) 00AFh (when MV=1)
RGB for 4k, 65k, 262K Color	2Dh	Random	See Section	No Change
Partial: Start Address (PSL)	30h	0000h	0000h	0000h
Partial: End Address (PEL)	30h	0083h	0083h	0083h
Scroll: Vertical scrolling		Off	Off	Off
Scroll: Top Fixed Area	33h	0000h	0000h	0000h
Scroll: Scroll Area (VSA)	33h	0084h	0084h	0084h
Scroll: Bottom Fixed Area	33h	0000h	0000h	0000h
Scroll Start Address (SSA)	37h	0000h	0000h	0000h
Tearing: On/Off	35h/ 34h	Off	Off	Off
Tearing Effect Mode *3)	35h	00h	00h (Mode1)	00h (Mode1)
Memory Data Access	36h	0/0/0/0/0	0/0/0/0/0	No Change
Interface Pixel Color	3Ah	56h	56h	No Change
RDDPM	0Ah	08h	08h	08h
RDDMADCTR	0Bh	00h	00h	No Change
RDDCOLMOD	0Ch	56h	56h	No Change
RDDIM	0Dh	00h	00h	00h
RDDSM	0Eh	00h	00h	00h
RDDSDR	0Fh	00h	00h	00h
ID1	DAh	38h	38h	38h
ID2	DBh	8xh	8xh	8xh
ID3	DCh	62h	62h	62h

Notes 1. There will be no abnormal visible effects on the display when S/W or H/W Reset is applied. Notes:2.

Powered-On Reset finishes within 10 μ s after both VDD & VDDI are applied.

Notes:3. TE Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

7 DRIVER ELECTRICAL CHARACTERISTIC

7.1. Absolute Maximum Ratings

Table 7.1: Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage	VDD	-0.3 ~ +4.6	V
Supply voltage (Logic)	VDDI	-0.3 ~ +4.6	V
Supply voltage (Digital)	VCC	-0.3 ~ +2.4	V
Driver supply Voltage	VGH-VGL	-0.3 ~ +33.0	V
Logic Input voltage range	V IN	-0.3 ~ VDDI + 0.3	V
Logic Output voltage range	VO	-0.3 ~ VDDI + 0.3	V
Operating temperature range	TOPR	-40 ~ +85	°C
Storage Temperature range	TSTG	-55 ~ +125	°C

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

7.2 ESD Protection Level

Table 7.2: ESD Protection Level

Model	Test Condition	Protection Level	Unit
ESD Human Body Model	C = 100 pF, R = 1.5 kΩ 3 times zapping/ each pin, 1sec/ a zapping	±2500 for each pin ±3000 for connector pin	V
ESD Machine Model	C = 200 pF, R = 0.0 Ω 3 times zapping/ each pin, 1sec/a zapping	±250 for each pin	V

Note: connector pin is DATA BUS, Power, CSX, RDY, WRX, REXY, J1

7.3 LATCH-UP PROTECTION LEVEL

The device will not latch up at trigger current levels less than ±100 mA.

7.4 Light Sensitivity

The operation of the IC will not be materially altered by incident light.

7.5 DC Characteristics

Table 7.5: Interface DC Characteristics

Parameter	Symbol	Conditions	Specification TYP			Unit	Related Pins
			MIN	TYP	MAX		
Power & Operation Voltage							
Analog Operating voltage	VDD	Operating Voltage	2.6	3.0	3.5	V	Note 2
Logic Operating voltage	VDDI	I/O supply voltage	1.6	3.3	3.5	V	Note 2
Digital Operating voltage	VCC	Digital supply voltage	1.5	1.8	2.0	V	Note 2
Gate Driver High voltage	VGH		10.0		16.5	V	Note 3
Gate Driver Low voltage	VGL		-16.75		-9.0	V	Note 3
Driver Supply voltage		VGH-VGL	19		33.25	V	Note 3
Input /Output							
Logic High level input voltage	VIH		0.7VDDI	-	VDDI	V	Note 1, 2, 3
Logic Low level input voltage	VIL	-	VSS	-	0.3VDDI	V	Note 1, 2, 3
Logic High level output voltage	VOH	IOH = -1.0mA	0.8VDDI	-	VDDI	V	Note 1, 2, 3
Logic Low level output voltage	VOL	IOL = 1.0mA	VSS	-	0.2VDDI	V	Note 1, 2, 3
Logic High level input current	IIH				1	μA	Note 1, 2, 3
Logic Low level input current	IIL		-1			μA	Note 1, 2, 3
Logic Input leakage current	IIL	VIN = VDDI or VSS	-0.1	-	+0.1	μA	Note 1, 2, 3
VCOM Operation							
VCOM High voltage	VCOMH	Ccom=12nF	2.5		5.0	V	Note 3
VCOM Low voltage	VCOML	Ccom=12nF	-2.5		0.0	V	Note 3
VCOM Amplitude voltage	VCOMA	VCOMH-VCOML	4.0		5.5	V	Note 3
Source Driver							
Source output range	VSout		0.1		AVDD-0.1	V	Note 4
Gamma reference voltage	GVDD		3.0		5.0	V	Note 3
Source output settling time	Tr	Below with 99% precision	20		25	μs	Note 4, 5 Fig.6.5.2
Output deviation voltage (Source output channel)	V _{dev}	Sout >= 4.2V, Sout <= 0.8V 4.2V > Sout > 0.8V			20	mV	Note 4 Fig.6.5.3
Output offset voltage	VOFSET				35	mV	Note 8
Booster Operation							
1st Booster (VDDx2) voltage	AVDD		4.95 *6)		5.5 *7)	V	Note 3
1st Booster (VDDx2) Drop voltage	VDDx2_drop	I loading = 1mA			5	%	Note 3
Linear range	VLinear		0.2		AVDD-0.2	V	

Note 1: VDDI=1.6 to 3.5V, VDD=2.6 to 3.5V, AGND=DGND=0V, Ta=-30 to 70 °C (to +85°C no damage)

Note 2, 3, 4: When the measurements are performed with LCD module, Measurement Points are like below.

Note 3: CSX, RDX, WRX, D[23:0], D/CX, RESX, TE, PCLK, VS, HS, DE, SDA, SCL, GM1, GM0, LCM, RCM1, RCM0, P68, IM2, IM1, IM0, SRGB, REV, SMX, SMY, RL, TB, IDM, SHUT and Test pins

Note 5, Source channel loading= 10pF/channel, Gate channel loading= 50pF/channel.

Note 6, VDD=2.6V or VCH=2.6V

Note 7, VDD=3.0V or VCH=3.0V

Note 8, The Max. value is between with Note 4 measure point and Gamma setting value.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.




Fig 7.5.1 Measurement Points for All Characteristics.




Fig. 7.5.2 Tr : Source output stable timing




Fig. 6.5.3 Source output deviation (Channel by Channel)

-When $S_{out} \geq 4.2V$, $S_{out} \leq 0.8V$

$$\text{Max}(S1, S2, S3, \dots, S528) - \text{Min}(S1, S2, S3, \dots, S528) \leq 20\text{mV}$$

-When $4.2V > S_{out} > 0.8V$

$$\text{Max}(S1, S2, S3, \dots, S528) - \text{Min}(S1, S2, S3, \dots, S528) \leq 6\text{mV}$$

-Example

When S_{out} level is 3.95V (Gray scale voltage) $\text{Max}(S1, S2, S3, \dots, S528) = 3.956V$ $\text{Min}(S1, S2, S3, \dots, S528) = 3.946V$ S_{out} deviation =

$$\text{Max}(S1, S2, S3, \dots, S528) - \text{Min}(S1, S2, S3, \dots, S528) = 10\text{mV} \leftarrow \text{Out Spec}$$

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

7.6 Power Consumption (TBD)
Note: Power consumption table is included display module specification.

Mode of operation	Frame Frequency	Inversion Mode	Image	B5; B6; B7	Current consumption					
					Typical		Maximum		Worst case	
					IDDI (mA)	IDD (mA)	IDDI (mA)	IDD (mA)	IDDI (mA)	IDD (mA)
-Normal Mode On -Partial Mode Off -Idle Mode Off -Sleep Out Mode (6)	60Hz ±10 %	One Line	Note 1	X;X;X						
			Note 2	X;X;X						
			Note 3	X;X;X						
			Note 4	X;X;X						
			Note 5	X;X;X						
			Note 8	X;X;X						
-Normal Mode On -Partial Mode Off -Idle Mode On -Sleep Out Mode (6)	60Hz ±10 %	One Line	Note 5	X;X;X						
-Normal Mode Off -Partial Mode On -(40 lines) -Idle Mode Off -Sleep Out Mode(6)	60Hz ±10 %	One Line	Gray Levels	X;X;X						
-Normal Mode Off -Partial Mode On -(40 lines) -Idle Mode On -Sleep Out Mode (6)	60Hz ±10 %	One Line	Note 7	X;X;X						
			Note 7	X;X;X						
-Sleep In Mode (6)	N/A	N/A	N/A	X;X;X						
-Normal Mode On -Partial Mode Off -Idle Mode Off -Sleep Out Mode	60Hz ±10 %	One Line	262k Colors Note 9 CPU Access @ 15 fps	0;0;0						
				0;0;1						
				0;1;0						
				0;1;1						
				1;0;0						
				1;0;1						
			262k Colors Note 9 CPU Access @ 25 fps	0;0;0						
				0;0;1						
				0;1;0						
				0;1;1						
				1;0;0						
				1;1;0						
1;1;1										

Table 7.6 Power consumption of display module, Architecture type I

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Notes:

1. All pixels black.
2. All pixels white.
3. Checker board 4 by 4.
4. Grayscale from top to bottom.
5. 20 % Black, 80 % White.
6. CPU access is inactive.
7. Black & White Checker board 8 by 8.
8. Absolute Worst Case Patterns: All pixels black.
9. Absolute Worst Case Patterns and Sequences: It depends on driver construction.
10. Absolute worst case of VDD current is less than TBD mA in the case of CPU access is inactive, Normal Mode On, Partial Mode Off, Idle Mode Off, Sleep Out mode.
11. Absolute worst case of VDDI current is less than TBD mA in the case of CPU access is inactive, Normal Mode On, Partial Mode Off, Idle Mode Off, Sleep Out mode.
12. Inrush currents are not included in current consumption values.

Typical Case:T_A = 25 °C

VDD = 2.78 V

VDDI = 1.80 V

Worst Case:T_A = -30 to 70 °C

VDD = 2.60 V to 3.5 V

VDDI = 1.60 V to 3.5 V

Includes Process Variance.

NOVATEK CONFIDENTIAL
NO DISCLOSURE

AL

7.7 AC CHARACTERISTICS

7.7.1 Parallel Interface Characteristics 18, 16, 9 or 8-bits bus (8080-series MCU)







Table 7.7.1: AC Characteristics for Parallel Interface 24, 16, 8-bits bus (8080-series MCU)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
D/CX	tAST	Address setup time	10		ns	-
	tAHT	Address hold time (Write/Read)	10		ns	
CSX	tCHW	Chip select "H" pulse width	0		ns	
	tCS	Chip select setup time (Write)	35		ns	
	tRCS	Chip select setup time (Read ID)	45		ns	
	tRCSFM	Chip select setup time (Read FM)	355		ns	
	tCSF	Chip select wait time (Write/Read)	10		ns	
	tCSH	Chip select hold time	2		ns	
	tWC	Write cycle	100		ns	
WRX	tWRH	Control pulse "H" duration	35		ns	
	tWRL	Control pulse "L" duration	35		ns	
	tRC	Read cycle (ID)	160		ns	
RDX (ID)	tRDH	Control pulse "H" duration (ID)	90		ns	When read ID data
	tRDL	Control pulse "L" duration (ID)	45		ns	
	tRCFM	Read cycle (FM)	450		ns	
RDX (FM)	tRDHFM	Control pulse "H" duration (FM)	90		ns	When read from frame memory
	tRDLFM	Control pulse "L" duration (FM)	355		ns	
	tDST	Data setup time	10		ns	
D[17:0]	tDHT	Data hold time	10		ns	For maximum CL=30pF For minimum CL=8pF
	tRAT	Read access time (ID)		40	ns	
	tRATFM	Read access time (FM)		340	ns	
	tODH	Output disable time	20	80	ns	

Note 1: $V_{DDI}=1.6$ to $3.5V$, $V_{DD}=2.6$ to $3.5V$, $AGND=DGND=0V$, $T_a=-30$ to $70^{\circ}C$ (to $+85^{\circ}C$ no damage)

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



*NOTE: The input signal rise time and fall time (t_r , t_f) is specified at 15 ns or less.
Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.*


7.7.2 Parallel Interface Characteristics 18, 16, 9 or 8-bits bus (6800-series MCU)


Table 7.7.2: AC Characteristics for Parallel Interface 24, 16, 8-bits bus (6800-series MCU)


Signal	Symbol	Parameter	MIN	MAX	Unit	Description
D/CX	tAST	Address setup time	10		ns	-
	tAHT	Address hold time (Write/Read)	10		ns	
CSX	tCHW	Chip select "H" pulse width	0		ns	-
	tCS	Chip select setup time (Write)	35		ns	
	tRCS	Chip select setup time (Read ID)	45		ns	
	tRCSFM	Chip select setup time (Read FM)	355		ns	
	tCSF	Chip select wait time (Write/Read)	10		ns	
	tCSH	Chip select hold time	10		ns	
WRX	tWC	Write cycle	100		ns	-
	tWRH	Control pulse "H" duration	35		ns	
	tWRL	Control pulse "L" duration	35		ns	
RDX (ID)	tRC	Read cycle (ID)	160		ns	When read ID data
	tRDH	Control pulse "H" duration (ID)	90		ns	
	tRDL	Control pulse "L" duration (ID)	45		ns	
RDX (FM)	tRCFM	Read cycle (FM)	450		ns	When read from frame memory
	tRDHFM	Control pulse "H" duration (FM)	90		ns	
	tRDLEFM	Control pulse "L" duration (FM)	355		ns	
D[17:0]	tDST	Data setup time	10		ns	For maximum CL=30pF For minimum CL=8pF
	tDHT	Data hold time	10		ns	
	tRAT	Read access time (ID)		40	ns	
	tRATFM	Read access time (FM)		340	ns	
	tODH	Output disable time	20	80	ns	

Note 1: VDD1=1.6 to 3.5V, VDD=2.6 to 3.5V, AGND=DGND=0V, Ta=-30 to 70°C (to +85°C no damage)

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Note 2: The input signal rise time and fall time (t_r , t_f) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.



7.7.3 Serial Interface Characteristics (3-pin Serial)

Table 7.7.3: 3-pin Serial Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	tCSS	Chip select setup time	60		ns	
	tCSH	Chip select hold time	65		ns	
	tSCC	Chip select setup time	20		ns	
	tCHW	Chip select setup time	40		ns	
SCL	tSCYCW	Serial clock cycle (Write)	65		ns	
	tSCYCR	Serial clock cycle (Read)	1		us	
	tSHW	SCL "H" pulse width (Write)	35		ns	
	tSHR	SCL "H" pulse width (Read)	450		ns	
	tSLW	SCL "L" pulse width (Write)	35		ns	
	tSLR	SCL "L" pulse width (Read)	450		ns	
	tSCYCR	Serial clock cycle (Read ID)	150		ns	
	tSHR	SCL "H" pulse width (Read ID)	60		ns	
SDA (DIN) (DOU T)	tSDS	Data setup time	30		ns	
	tSDH	Data hold time	30		ns	
	tACC	Access time	10		ns	For maximum L=30pF
	tOH	Output disable time	15		ns	For minimum CL=8pF

Note 1:

VDDI=1.6 to 3.5V, VDD=2.6 to 3.5V, AGND=DGND=0V, Ta=-30 to 70°C (to +85°C no damage)

Note 2: The input signal rise time and fall time (t_r , t_f) is specified at 15 ns or less.

Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.


7.7.4 RGB Interface Characteristics


Fig 7.7.4 General Timing for RGB I/F

Table 7.7.4 General Timing for RGB I/F

Item	Symbol	Condition	Specification			Unit
			Min	Type	Max	
Pixel low pulse width	TPCLKLT		15			ns
Pixel high pulse width	TPCLKHT		15			ns
Vertical Sync. set-up time	TVSSST		15			ns
Vertical Sync. hold time	TVSHT		15			ns
Horizontal Sync. set-up time	THSST		15			ns
Horizontal Sync. hold time	THSHT		15			ns
Data Enable set-up time	TDEST		15			ns
Data Enable hold time	TDEHT		15			ns
Data set-up time	TDST		15			ns
Data hold time	TDHT		15			ns

Note 1: $V_{DDI}=1.6$ to $3.5V$, $V_{DD}=2.6$ to $3.5V$, $AGND=DGND=0V$, $T_a=-30$ to $70^{\circ}C$ (to $+85^{\circ}C$ no damage)

Note 2: The input signal rise time and fall time (t_r , t_f) is specified at 15 ns or less.

Note 3: Data lines can be set to "High" or "Low" during blanking time_ Don't care.

Note 4: Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.

Note 5: HP is multiples of eight PCLK.


7.7.5 Reset Input Timing


Table 7.7.5 Reset input timing
(VSS=0V, VDDI=1.65V to 1.95V, VDD=2.6V to 2.9V, Ta = -30 to 70°C)

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
tRESW	*1) Reset low pulse width	RESX	10	-	-	-	µs
tREST	*2) Reset complete time	-	-	-	5	When reset applied during Sleep in mode	ms
		-	-	-	120	When reset applied during Sleep out mode	ms


Note 1 Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset starts (It depends on voltage and temperature condition.)

Note 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out-mode. The display remains the blank state in Sleep In-mode) and then return to Default condition for H/W reset.

Note 3. During Reset Complete Time, ID2 and VCOMOF value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.

Note 4. Spike Rejection also applies during a valid reset pulse as shown below:




Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

2006/11/17


With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

7.7.6.1 Parallel Interface Characteristics 24, 18, 16 or 8-bits bus (8080 & 6800-series MCU)

tRAT, tRATFM, tODH Measurement Condition:




Measurement Condition Set-up


Note: Capacitances and resistances of the oscilloscope's probe must be included externals components in these measurements.

Minimum Value Measurement


2006/11/17


With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Maximum Value Measurement

Measurement circuit pulled down

Measurement circuit pulled up



NOVATEK CONFIDENTIAL
NO DISCLOSURE

7.7.6.2 Serial Interface Characteristics

tACC, tOH Measurement Condition

Measurement Condition Set-up


Note: Capacitances and resistances of the oscilloscope's probe must be included external components in these measurements.


Minimum Value Measurement


2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

8 DISPLAY MODULE DEFAULT POSITION

The default position of the display is always as follow, when MADCTR's (36h) parameter is 00h.




NOVATEK CONFIDENTIAL
NO DISCLOSURE

9 EXAMPLE CONNECTION WITH PANEL DIRECTION AND DIFFERENT RESOLUTION

9.1 Application of connection with panel direction

Case 1:


- 1st Pixel is at *Left Top* of the panel & Driver IC on bottom
- RGB filter order = **RGB**



- Direction default setting (H/W)
 - SMX = '1' (S528->S1)
 - SMY = '1' (G220-G1)
 - SRGB = '1'


- S1 = Filter **B**
- S2 = Filter **G**
- S3 = Filter **R**

- Display direction control (S/W) (36H)
 - X-Mirror control by MX (D7)
 - Y-Mirror control by MY (D6)
 - XY-Exchange control by MV (D5)



Case 2:


- 1st Pixel is at *Left Top* of the panel
- RGB filter order = **BGR**



- Direction default setting (H/W)
 - SMX = '1' (S528->S1)
 - SMY = '1' (G220-G1)
 - SRGB = '0'

- S1 = Filter **R**
- S2 = Filter **G**
- S3 = Filter **B**

- Display direction control (S/W) (36H)
 - X-Mirror control by MX (D7)
 - Y-Mirror control by MY (D6)
 - XY-Exchange control by MV (D5)




2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

Case 3:


- 1st Pixel is at Right Bottom of the panel
- RGB filter order = **RGB**




- Direction default setting (H/W)
 - SMX = '0' (S1->S528)
 - SMY = '0' (G1-G220)
 - SRGB = '1'

- S1 = Filter **B**
- S2 = Filter **G**
- S3 = Filter **R**

- Display direction control (S/W) (36H)
 - X-Mirror control by MX (D7)
 - Y-Mirror control by MY (D6)
 - XY-Exchange control by MV (D5)


Case 4:


- 1st Pixel is at Right Bottom of the panel
- RGB filter order = **BGR**



- Direction default setting (H/W)
 - SMX = '0' (S1->S528)
 - SMY = '0' (G1-G220)
 - SRGB = '0'

- S1 = Filter **R**
- S2 = Filter **G**
- S3 = Filter **B**

- Display direction control (S/W) (36h)
 - X-Mirror control by MX (D7)
 - Y-Mirror control by MY (D6)
 - XY-Exchange control by MV (D5)



2006/11/17


With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

9.2 Application of connection with Different resolution (GRAM → Display)

Resolution 176RGB x 220
RAM size=176x 220 18-bits
Display size =176RGB x 220


1). Example for SMX='1' SMY='1'

- Direction default setting (H/W)
SMX = '1'
SMY = '1'
SRGB = '1'



2). Example for SMX='0' SMY='1'

- Direction default setting (H/W)
SMX = '0'
SMY = '0'
SRGB = '0'



2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

10 MicroProcessor Interface applications

10.1 MCU + SPI Interface Mode 1 (RCM1, RCM0 = '00', VSYNCOFF (ACH))

1. 8-bits data bus (IM1, IM0="00")




Fig. 10.1.1 MCU Interface for 8-bits data bus

2. 16-bits data bus (IM1, IM0="01")




Fig. 10.1.2 MCU Interface for 16-bits data bus

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.


3. 9-bits data bus (IM1, IM0="10")


Fig. 10.1.3 MCU Interface for 9-bits data bus


4. 18-bits data bus (IM1, IM0="11")


Fig. 10.1.4 MCU Interface for 18-bits data bus

10.2 MCU + SPI Interface mode 2 (RCM1, RCM0 = "01", VSYNCOFF (ACH))

1. 8-bits data bus (IM1, IM0="00")




Fig. 10.2.1 MCU Interface for 8-bits data bus

2. 16-bits data bus (IM1, IM0="01")




Fig. 10.2.2 MCU Interface for 16-bits data bus

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.


3. 9-bits data bus (IM1, IM0="10")


Fig. 10.2.3 MCU Interface for 9-bits data bus


4. 18-bits data bus (IM1, IM0="11")


Fig. 10.2.4 MCU Interface for 18-bits data bus

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

10.3 MCU + SPI Interface mode 2 (RCM1, RCM0 = "01", VSYNC ON (ADH))

1. 8-bits data bus (IM1, IM0="00")




Fig. 10.3.1 VSYNC Interface for 8-bits data bus

2. 16-bits data bus (IM1, IM0="01")




Fig. 10.3.2 VSYNC Interface for 16-bits data bus


3. 9-bits data bus (IM1, IM0="10")


Fig. 10.3.3 VSYNC Interface for 9-bits data bus


4. 18-bits data bus (IM1, IM0="11")


Fig. 10.3.4 VSYNC Interface for 18-bits data bus

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

10.4 RGB Interface (RCM = '1x')

1. RGBInterface for 6-bits Data Width




Fig. 10.4.1 RGB Interface for 8-bits data width

2. RGBInterface for 16-bits Data Width




Fig. 10.4.2 RGB Interface for 16-bits data width

3. RGBInterface for 18-bits Data Width




Fig. 10.4.3 RGB Interface for 18-bits data width

NOVATEK CONFIDENTIAL
NO DISCLOSURE

11 CHIP INFORMATION

-Chip Size= 18.65x1.05mm *(include of Scribe Line)*

-Chip Size can shrink Y-side

-Chip Thickness = 300um (Type)

-Bump height= 15um

11.1 Bump Information

11.1.1 Output Bump Dimension (Source/ Gate /Dummy)




Fig 11.1.1 Output Bump Dimension

Item	Symbol	Size
Bump pitch	A	23 um
Bump width	C	21 um
Bump height	H	96 um
Bump gap1 (Vertical)	J	35 um
Bump gap2 (Horizontal)	K	25 um
Bump area	CxH	2016 um ²
Chip Boundary(include scribe Lane)	L	45~70 um

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.


11.1.2 Input Bump Dimension


Fig 11.1.2 Input Bump Dimension

Item	Symbol	Size
Bump pitch 1	A1	64 um
Bump pitch 2	A2	80 um
Bump width	C	55 um
Bump height	H	96 um
Bump gap1	K1	9 um
Bump gap2	K2	25 um
Bump area	CxH	5280 um ²
Chip Boundary(include scribe Lane)	L	45~70 um

NOVATEK CONFIDENTIAL
 NO DISCLOSURE

11.2 Alignment Mark Information




Fig. 11.2 IC Alignment Mark Dimension

Item	Symbol	Size
Alignment mark size	A	105um
Clearance gap 1	D	15um
Clearance gap 2	K	40um
Alignment mark width	C	25um
Alignment area	AxA	11025um ²
Gap width	L	40~48um

11.3 Bump Location and Dimension




Fig. 11.3 Bump Location and Dimension

Note 1. Pad locations please follow above format.

Note 2. Die Size suggest 18.65mm x 1.05mm

Note 3. Output Pad pitch is 23um.

Note 4. Input Pads name and order need to be discussed later.

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

12. Pin assignment and coordinate

No.	SPEC Pad	X	Y
1	PADA1	-9160	-392
2	PADB1	-9080	-392
3	PADA0	-9000	-392
4	Reserved	-8920	-392
5	Reserved	-8840	-392
6	EXTC	-8760	-392
7	VDDIO	-8680	-392
8	IM0	-8600	-392
9	IM1	-8520	-392
10	IM2	-8440	-392
11	P68	-8360	-392
12	DGND0	-8280	-392
13	SPI_CSX	-8200	-392
14	4WSPi	-8120	-392
15	DUMMYA[3]	-8040	-392
16	VDDIO	-7960	-392
17	RCM0	-7880	-392
18	RCM1	-7800	-392
19	DGND0	-7720	-392
20	SRGB	-7640	-392
21	SMX	-7560	-392
22	SMY	-7480	-392
23	VDDIO	-7400	-392
24	PREG	-7320	-392
25	RL	-7240	-392
26	TB	-7160	-392
27	SHUT	-7080	-392
28	IDM	-7000	-392
29	REV	-6920	-392
30	DGND0	-6840	-392
31	GM1	-6760	-392
32	GM0	-6680	-392
33	VDDIO	-6600	-392
34	DGND0	-6120	-392
35	LCM1	-6040	-392
36	LCM0	-5960	-392
37	VDDIO	-5880	-392
38	TEST [1]	-5800	-392
39	TEST [2]	-5720	-392
40	TEST [3]	-5640	-392
41	TEST [4]	-5560	-392
42	TEST [5]	-5480	-392
43	D17	-5400	-392
44	D17	-5336	-392
45	D16	-5256	-392
46	D16	-5192	-392

47	D15	-5112	-392
48	D15	-5048	-392
49	D14	-4968	-392
50	D14	-4904	-392
51	D13	-4824	-392
52	D13	-4760	-392
53	D12	-4680	-392
54	D12	-4616	-392
55	D11	-4536	-392
56	D11	-4472	-392
57	D10	-4392	-392
58	D10	-4328	-392
59	D9	-4248	-392
60	D9	-4184	-392
61	D8	-4104	-392
62	D8	-4040	-392
63	DGND0	-3960	-392
64	DGND0	-3896	-392
65	D7	-3816	-392
66	D7	-3752	-392
67	D6	-3672	-392
68	D6	-3608	-392
69	D5	-3528	-392
70	D5	-3464	-392
71	D4	-3384	-392
72	D4	-3320	-392
73	D3	-3240	-392
74	D3	-3176	-392
75	D2	-3096	-392
76	D2	-3032	-392
77	D1	-2952	-392
78	D1	-2888	-392
79	D0 (SDA)	-2808	-392
80	D0 (SDA)	-2744	-392
81	TEST [6]	-2664	-392
82	TEST [7]	-2584	-392
83	TEST [8]	-2504	-392
84	TEST [9]	-2424	-392
85	TEST [10]	-2344	-392
86	OSC	-2264	-392
87	TE	-2184	-392
88	CSX	-2104	-392
89	RDX (E)	-2024	-392
90	WRX (R/Wx)	-1944	-392
91	SDA	-1864	-392
92	TEST [11]	-1784	-392
93	TEST [12]	-1704	-392

94	TEST [13]	-1624	-392
95	RESX	-1544	-392
96	DGND	-1464	-392
97	D/CX (SCL)	-1384	-392
98	DGND	-1304	-392
99	SCL	-1224	-392
100	DGND	-1144	-392
101	PCLK	-1064	-392
102	DGND	-984	-392
103	DE	-904	-392
104	HS	-824	-392
105	VS	-744	-392
106	DUMMYA[4]	-664	-392
107	TEST [14]	-584	-392
108	TEST [15]	-504	-392
109	TEST [16]	-424	-392
110	TEST [17]	-344	-392
111	TEST [18]	-264	-392
112	DGND	-184	-392
113	DGND	-120	-392
114	DGND	-56	-392
115	DGND	8	-392
116	DGND	72	-392
117	DGND	136	-392
118	DGND	200	-392
119	DGND	264	-392
120	DGND	328	-392
121	DGND	392	-392
122	DGND	456	-392
123	DGND	520	-392
124	VCC	600	-392
125	VCC	664	-392
126	VCC	728	-392
127	VCC	792	-392
128	VCC	856	-392
129	VDDI	936	-392
130	VDDI	1000	-392
131	VDDI	1064	-392
132	VDDI	1128	-392
133	VDDI	1192	-392
134	VDDI	1256	-392
135	VDDI	1320	-392
136	VDDI	1384	-392
137	VDD	1464	-392
138	VDD	1528	-392
139	VDD	1592	-392
140	VDD	1656	-392

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

141	VDD	1720	-392	189	C11+	4968	-392	237	VCOM	8680	-392
142	VDD	1784	-392	190	C11+	5032	-392	238	VCOM	8744	-392
143	VDD	1848	-392	191	C11+	5096	-392	239	VCOM	8808	-392
144	VDD	1912	-392	192	C11-	5176	-392	240	VCOM	8872	-392
145	VDD	1976	-392	193	C11-	5240	-392	241	VCOM	8936	-392
146	VDD	2040	-392	194	C11-	5304	-392	242	VCOM	9000	-392
147	GVDD	2120	-392	195	C11-	5368	-392	243	PADA2	9080	-392
148	GVDD	2184	-392	196	C12+	5448	-392	244	PADB2	9160	-392
149	GVDD	2248	-392	197	C12+	5512	-392	245	PADA3	9200	392
150	GVDD	2312	-392	198	C12+	5576	-392	246	DUMMYA[5]	9177	261
151	AGND	2392	-392	199	C12+	5640	-392	247	PADB3	9154	392
152	AGND	2456	-392	200	C12-	5720	-392	248	DUMMYA[6]	9131	261
153	AGND	2520	-392	201	C12-	5784	-392	249	DUMMYA[7]	9108	392
154	AGND	2584	-392	202	C12-	5848	-392	250	G220	9085	261
155	AGND	2648	-392	203	C12-	5912	-392	251	G218	9062	392
156	AGND	2712	-392	204	AGND	5992	-392	252	G216	9039	261
157	AGND	2776	-392	205	AGND	6056	-392	253	G214	9016	392
158	AGND	2840	-392	206	AGND	6120	-392	254	G212	8993	261
159	AGND	2904	-392	207	AGND	6184	-392	255	G210	8970	392
160	AGND	2968	-392	208	AGND	6248	-392	256	G208	8947	261
161	VREF	3048	-392	209	VCL	6728	-392	257	G206	8924	392
162	VREF	3112	-392	210	VCL	6792	-392	258	G204	8901	261
163	VREF	3176	-392	211	VCL	6856	-392	259	G202	8878	392
164	VREF	3240	-392	212	C21+	6936	-392	260	G200	8855	261
165	VREF	3304	-392	213	C21+	7000	-392	261	G198	8832	392
166	TEST [19]	3384	-392	214	C21+	7064	-392	262	G196	8809	261
167	TEST [20]	3464	-392	215	C21-	7144	-392	263	G194	8786	392
168	DUMMYB[1]	3544	-392	216	C21-	7208	-392	264	G192	8763	261
169	VcomH	3624	-392	217	C21-	7272	-392	265	G190	8740	392
170	VcomH	3688	-392	218	C22+	7352	-392	266	G188	8717	261
171	VcomH	3752	-392	219	C22+	7416	-392	267	G186	8694	392
172	VcomH	3816	-392	220	C22+	7480	-392	268	G184	8671	261
173	VcomL	3896	-392	221	C22-	7560	-392	269	G182	8648	392
174	VcomL	3960	-392	222	C22-	7624	-392	270	G180	8625	261
175	VcomL	4024	-392	223	C22-	7688	-392	271	G178	8602	392
176	VcomL	4088	-392	224	C23+	7768	-392	272	G176	8579	261
177	VC11	4168	-392	225	C23+	7832	-392	273	G174	8556	392
178	VC11	4232	-392	226	C23+	7896	-392	274	G172	8533	261
179	VC11	4296	-392	227	C23-	7976	-392	275	G170	8510	392
180	VC11	4360	-392	228	C23-	8040	-392	276	G168	8487	261
181	VC11	4424	-392	229	C23-	8104	-392	277	G166	8464	392
182	AVDD	4504	-392	230	VgL	8184	-392	278	G164	8441	261
183	AVDD	4568	-392	231	VgL	8248	-392	279	G162	8418	392
184	AVDD	4632	-392	232	VgL	8312	-392	280	G160	8395	261
185	AVDD	4696	-392	233	VgH	8392	-392	281	G158	8372	392
186	AVDD	4760	-392	234	VgH	8456	-392	282	G156	8349	261
187	AVDD	4824	-392	235	VgH	8520	-392	283	G154	8326	392
188	C11+	4904	-392	236	PADB0	8600	-392	284	G152	8303	261

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

285	G150	8280	392	333	G54	7176	392	381	S511	5727	261
286	G148	8257	261	334	G52	7153	261	382	S510	5704	392
287	G146	8234	392	335	G50	7130	392	383	S509	5681	261
288	G144	8211	261	336	G48	7107	261	384	S508	5658	392
289	G142	8188	392	337	G46	7084	392	385	S507	5635	261
290	G140	8165	261	338	G44	7061	261	386	S506	5612	392
291	G138	8142	392	339	G42	7038	392	387	S505	5589	261
292	G136	8119	261	340	G40	7015	261	388	S504	5566	392
293	G134	8096	392	341	G38	6992	392	389	S503	5543	261
294	G132	8073	261	342	G36	6969	261	390	S502	5520	392
295	G130	8050	392	343	G34	6946	392	391	S501	5497	261
296	G128	8027	261	344	G32	6923	261	392	S500	5474	392
297	G126	8004	392	345	G30	6900	392	393	S499	5451	261
298	G124	7981	261	346	G28	6877	261	394	S498	5428	392
299	G122	7958	392	347	G26	6854	392	395	S497	5405	261
300	G120	7935	261	348	G24	6831	261	396	S496	5382	392
301	G118	7912	392	349	G22	6808	392	397	S495	5359	261
302	G116	7889	261	350	G20	6785	261	398	S494	5336	392
303	G114	7866	392	351	G18	6762	392	399	S493	5313	261
304	G112	7843	261	352	G16	6739	261	400	S492	5290	392
305	G110	7820	392	353	G14	6716	392	401	S491	5267	261
306	G108	7797	261	354	G12	6693	261	402	S490	5244	392
307	G106	7774	392	355	G10	6670	392	403	S489	5221	261
308	G104	7751	261	356	G8	6647	261	404	S488	5198	392
309	G102	7728	392	357	G6	6624	392	405	S487	5175	261
310	G100	7705	261	358	G4	6601	261	406	S486	5152	392
311	G98	7682	392	359	G2	6578	392	407	S485	5129	261
312	G96	7659	261	360	DUMMYA[8]	6555	261	408	S484	5106	392
313	G94	7636	392	361	DUMMYA[9]	6532	392	409	S483	5083	261
314	G92	7613	261	362	DUMMYA[10]	6164	392	410	S482	5060	392
315	G90	7590	392	363	DUMMYA[11]	6141	261	411	S481	5037	261
316	G88	7567	261	364	S528	6118	392	412	S480	5014	392
317	G86	7544	392	365	S527	6095	261	413	S479	4991	261
318	G84	7521	261	366	S526	6072	392	414	S478	4968	392
319	G82	7498	392	367	S525	6049	261	415	S477	4945	261
320	G80	7475	261	368	S524	6026	392	416	S476	4922	392
321	G78	7452	392	369	S523	6003	261	417	S475	4899	261
322	G76	7429	261	370	S522	5980	392	418	S474	4876	392
323	G74	7406	392	371	S521	5957	261	419	S473	4853	261
324	G72	7383	261	372	S520	5934	392	420	S472	4830	392
325	G70	7360	392	373	S519	5911	261	421	S471	4807	261
326	G68	7337	261	374	S518	5888	392	422	S470	4784	392
327	G66	7314	392	375	S517	5865	261	423	S469	4761	261
328	G64	7291	261	376	S516	5842	392	424	S468	4738	392
329	G62	7268	392	377	S515	5819	261	425	S467	4715	261
330	G60	7245	261	378	S514	5796	392	426	S466	4692	392
331	G58	7222	392	379	S513	5773	261	427	S465	4669	261
332	G56	7199	261	380	S512	5750	392	428	S464	4646	392

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

429	S463	4623	261	477	S415	3519	261	525	S367	2415	261
430	S462	4600	392	478	S414	3496	392	526	S366	2392	392
431	S461	4577	261	479	S413	3473	261	527	S365	2369	261
432	S460	4554	392	480	S412	3450	392	528	S364	2346	392
433	S459	4531	261	481	S411	3427	261	529	S363	2323	261
434	S458	4508	392	482	S410	3404	392	530	S362	2300	392
435	S457	4485	261	483	S409	3381	261	531	S361	2277	261
436	S456	4462	392	484	S408	3358	392	532	S360	2254	392
437	S455	4439	261	485	S407	3335	261	533	S359	2231	261
438	S454	4416	392	486	S406	3312	392	534	S358	2208	392
439	S453	4393	261	487	S405	3289	261	535	S357	2185	261
440	S452	4370	392	488	S404	3266	392	536	S356	2162	392
441	S451	4347	261	489	S403	3243	261	537	S355	2139	261
442	S450	4324	392	490	S402	3220	392	538	S354	2116	392
443	S449	4301	261	491	S401	3197	261	539	S353	2093	261
444	S448	4278	392	492	S400	3174	392	540	S352	2070	392
445	S447	4255	261	493	S399	3151	261	541	S351	2047	261
446	S446	4232	392	494	S398	3128	392	542	S350	2024	392
447	S445	4209	261	495	S397	3105	261	543	S349	2001	261
448	S444	4186	392	496	S396	3082	392	544	S348	1978	392
449	S443	4163	261	497	S395	3059	261	545	S347	1955	261
450	S442	4140	392	498	S394	3036	392	546	S346	1932	392
451	S441	4117	261	499	S393	3013	261	547	S345	1909	261
452	S440	4094	392	500	S392	2990	392	548	S344	1886	392
453	S439	4071	261	501	S391	2967	261	549	S343	1863	261
454	S438	4048	392	502	S390	2944	392	550	S342	1840	392
455	S437	4025	261	503	S389	2921	261	551	S341	1817	261
456	S436	4002	392	504	S388	2898	392	552	S340	1794	392
457	S435	3979	261	505	S387	2875	261	553	S339	1771	261
458	S434	3956	392	506	S386	2852	392	554	S338	1748	392
459	S433	3933	261	507	S385	2829	261	555	S337	1725	261
460	S432	3910	392	508	S384	2806	392	556	S336	1702	392
461	S431	3887	261	509	S383	2783	261	557	S335	1679	261
462	S430	3864	392	510	S382	2760	392	558	S334	1656	392
463	S429	3841	261	511	S381	2737	261	559	S333	1633	261
464	S428	3818	392	512	S380	2714	392	560	S332	1610	392
465	S427	3795	261	513	S379	2691	261	561	S331	1587	261
466	S426	3772	392	514	S378	2668	392	562	S330	1564	392
467	S425	3749	261	515	S377	2645	261	563	S329	1541	261
468	S424	3726	392	516	S376	2622	392	564	S328	1518	392
469	S423	3703	261	517	S375	2599	261	565	S327	1495	261
470	S422	3680	392	518	S374	2576	392	566	S326	1472	392
471	S421	3657	261	519	S373	2553	261	567	S325	1449	261
472	S420	3634	392	520	S372	2530	392	568	S324	1426	392
473	S419	3611	261	521	S371	2507	261	569	S323	1403	261
474	S418	3588	392	522	S370	2484	392	570	S322	1380	392
475	S417	3565	261	523	S369	2461	261	571	S321	1357	261
476	S416	3542	392	524	S368	2438	392	572	S320	1334	392

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

573	S319	1311	261	621	S271	207	261	669	S228	-897	261
574	S318	1288	392	622	S270	184	392	670	S227	-920	392
575	S317	1265	261	623	S269	161	261	671	S226	-943	261
576	S316	1242	392	624	S268	138	392	672	S225	-966	392
577	S315	1219	261	625	S267	115	261	673	S224	-989	261
578	S314	1196	392	626	S266	92	392	674	S223	-1012	392
579	S313	1173	261	627	S265	69	261	675	S222	-1035	261
580	S312	1150	392	628	DUMMYA[12]	46	392	676	S221	-1058	392
581	S311	1127	261	629	DUMMYA[13]	23	261	677	S220	-1081	261
582	S310	1104	392	630	DUMMYA[14]	0	392	678	S219	-1104	392
583	S309	1081	261	631	DUMMYA[15]	-23	261	679	S218	-1127	261
584	S308	1058	392	632	DUMMYA[16]	-46	392	680	S217	-1150	392
585	S307	1035	261	633	S264	-69	261	681	S216	-1173	261
586	S306	1012	392	634	S263	-92	392	682	S215	-1196	392
587	S305	989	261	635	S262	-115	261	683	S214	-1219	261
588	S304	966	392	636	S261	-138	392	684	S213	-1242	392
589	S303	943	261	637	S260	-161	261	685	S212	-1265	261
590	S302	920	392	638	S259	-184	392	686	S211	-1288	392
591	S301	897	261	639	S258	-207	261	687	S210	-1311	261
592	S300	874	392	640	S257	-230	392	688	S209	-1334	392
593	S299	851	261	641	S256	-253	261	689	S208	-1357	261
594	S298	828	392	642	S255	-276	392	690	S207	-1380	392
595	S297	805	261	643	S254	-299	261	691	S206	-1403	261
596	S296	782	392	644	S253	-322	392	692	S205	-1426	392
597	S295	759	261	645	S252	-345	261	693	S204	-1449	261
598	S294	736	392	646	S251	-368	392	694	S203	-1472	392
599	S293	713	261	647	S250	-391	261	695	S202	-1495	261
600	S292	690	392	648	S249	-414	392	696	S201	-1518	392
601	S291	667	261	649	S248	-437	261	697	S200	-1541	261
602	S290	644	392	650	S247	-460	392	698	S199	-1564	392
603	S289	621	261	651	S246	-483	261	699	S198	-1587	261
604	S288	598	392	652	S245	-506	392	700	S197	-1610	392
605	S287	575	261	653	S244	-529	261	701	S196	-1633	261
606	S286	552	392	654	S243	-552	392	702	S195	-1656	392
607	S285	529	261	655	S242	-575	261	703	S194	-1679	261
608	S284	506	392	656	S241	-598	392	704	S193	-1702	392
609	S283	483	261	657	S240	-621	261	705	S192	-1725	261
610	S282	460	392	658	S239	-644	392	706	S191	-1748	392
611	S281	437	261	659	S238	-667	261	707	S190	-1771	261
612	S280	414	392	660	S237	-690	392	708	S189	-1794	392
613	S279	391	261	661	S236	-713	261	709	S188	-1817	261
614	S278	368	392	662	S235	-736	392	710	S187	-1840	392
615	S277	345	261	663	S234	-759	261	711	S186	-1863	261
616	S276	322	392	664	S233	-782	392	712	S185	-1886	392
617	S275	299	261	665	S232	-805	261	713	S184	-1909	261
618	S274	276	392	666	S231	-828	392	714	S183	-1932	392
619	S273	253	261	667	S230	-851	261	715	S182	-1955	261
620	S272	230	392	668	S229	-874	392	716	S181	-1978	392

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

717	S180	-2001	261	765	S132	-3105	261	813	S84	-4209	261
718	S179	-2024	392	766	S131	-3128	392	814	S83	-4232	392
719	S178	-2047	261	767	S130	-3151	261	815	S82	-4255	261
720	S177	-2070	392	768	S129	-3174	392	816	S81	-4278	392
721	S176	-2093	261	769	S128	-3197	261	817	S80	-4301	261
722	S175	-2116	392	770	S127	-3220	392	818	S79	-4324	392
723	S174	-2139	261	771	S126	-3243	261	819	S78	-4347	261
724	S173	-2162	392	772	S125	-3266	392	820	S77	-4370	392
725	S172	-2185	261	773	S124	-3289	261	821	S76	-4393	261
726	S171	-2208	392	774	S123	-3312	392	822	S75	-4416	392
727	S170	-2231	261	775	S122	-3335	261	823	S74	-4439	261
728	S169	-2254	392	776	S121	-3358	392	824	S73	-4462	392
729	S168	-2277	261	777	S120	-3381	261	825	S72	-4485	261
730	S167	-2300	392	778	S119	-3404	392	826	S71	-4508	392
731	S166	-2323	261	779	S118	-3427	261	827	S70	-4531	261
732	S165	-2346	392	780	S117	-3450	392	828	S69	-4554	392
733	S164	-2369	261	781	S116	-3473	261	829	S68	-4577	261
734	S163	-2392	392	782	S115	-3496	392	830	S67	-4600	392
735	S162	-2415	261	783	S114	-3519	261	831	S66	-4623	261
736	S161	-2438	392	784	S113	-3542	392	832	S65	-4646	392
737	S160	-2461	261	785	S112	-3565	261	833	S64	-4669	261
738	S159	-2484	392	786	S111	-3588	392	834	S63	-4692	392
739	S158	-2507	261	787	S110	-3611	261	835	S62	-4715	261
740	S157	-2530	392	788	S109	-3634	392	836	S61	-4738	392
741	S156	-2553	261	789	S108	-3657	261	837	S60	-4761	261
742	S155	-2576	392	790	S107	-3680	392	838	S59	-4784	392
743	S154	-2599	261	791	S106	-3703	261	839	S58	-4807	261
744	S153	-2622	392	792	S105	-3726	392	840	S57	-4830	392
745	S152	-2645	261	793	S104	-3749	261	841	S56	-4853	261
746	S151	-2668	392	794	S103	-3772	392	842	S55	-4876	392
747	S150	-2691	261	795	S102	-3795	261	843	S54	-4899	261
748	S149	-2714	392	796	S101	-3818	392	844	S53	-4922	392
749	S148	-2737	261	797	S100	-3841	261	845	S52	-4945	261
750	S147	-2760	392	798	S99	-3864	392	846	S51	-4968	392
751	S146	-2783	261	799	S98	-3887	261	847	S50	-4991	261
752	S145	-2806	392	800	S97	-3910	392	848	S49	-5014	392
753	S144	-2829	261	801	S96	-3933	261	849	S48	-5037	261
754	S143	-2852	392	802	S95	-3956	392	850	S47	-5060	392
755	S142	-2875	261	803	S94	-3979	261	851	S46	-5083	261
756	S141	-2898	392	804	S93	-4002	392	852	S45	-5106	392
757	S140	-2921	261	805	S92	-4025	261	853	S44	-5129	261
758	S139	-2944	392	806	S91	-4048	392	854	S43	-5152	392
759	S138	-2967	261	807	S90	-4071	261	855	S42	-5175	261
760	S137	-2990	392	808	S89	-4094	392	856	S41	-5198	392
761	S136	-3013	261	809	S88	-4117	261	857	S40	-5221	261
762	S135	-3036	392	810	S87	-4140	392	858	S39	-5244	392
763	S134	-3059	261	811	S86	-4163	261	859	S38	-5267	261
764	S133	-3082	392	812	S85	-4186	392	860	S37	-5290	392

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

861	S36	-5313	261	909	G17	-6762	392	957	G113	-7866	392
862	S35	-5336	392	910	G19	-6785	261	958	G115	-7889	261
863	S34	-5359	261	911	G21	-6808	392	959	G117	-7912	392
864	S33	-5382	392	912	G23	-6831	261	960	G119	-7935	261
865	S32	-5405	261	913	G25	-6854	392	961	G121	-7958	392
866	S31	-5428	392	914	G27	-6877	261	962	G123	-7981	261
867	S30	-5451	261	915	G29	-6900	392	963	G125	-8004	392
868	S29	-5474	392	916	G31	-6923	261	964	G127	-8027	261
869	S28	-5497	261	917	G33	-6946	392	965	G129	-8050	392
870	S27	-5520	392	918	G35	-6969	261	966	G131	-8073	261
871	S26	-5543	261	919	G37	-6992	392	967	G133	-8096	392
872	S25	-5566	392	920	G39	-7015	261	968	G135	-8119	261
873	S24	-5589	261	921	G41	-7038	392	969	G137	-8142	392
874	S23	-5612	392	922	G43	-7061	261	970	G139	-8165	261
875	S22	-5635	261	923	G45	-7084	392	971	G141	-8188	392
876	S21	-5658	392	924	G47	-7107	261	972	G143	-8211	261
877	S20	-5681	261	925	G49	-7130	392	973	G145	-8234	392
878	S19	-5704	392	926	G51	-7153	261	974	G147	-8257	261
879	S18	-5727	261	927	G53	-7176	392	975	G149	-8280	392
880	S17	-5750	392	928	G55	-7199	261	976	G151	-8303	261
881	S16	-5773	261	929	G57	-7222	392	977	G153	-8326	392
882	S15	-5796	392	930	G59	-7245	261	978	G155	-8349	261
883	S14	-5819	261	931	G61	-7268	392	979	G157	-8372	392
884	S13	-5842	392	932	G63	-7291	261	980	G159	-8395	261
885	S12	-5865	261	933	G65	-7314	392	981	G161	-8418	392
886	S11	-5888	392	934	G67	-7337	261	982	G163	-8441	261
887	S10	-5911	261	935	G69	-7360	392	983	G165	-8464	392
888	S9	-5934	392	936	G71	-7383	261	984	G167	-8487	261
889	S8	-5957	261	937	G73	-7406	392	985	G169	-8510	392
890	S7	-5980	392	938	G75	-7429	261	986	G171	-8533	261
891	S6	-6003	261	939	G77	-7452	392	987	G173	-8556	392
892	S5	-6026	392	940	G79	-7475	261	988	G175	-8579	261
893	S4	-6049	261	941	G81	-7498	392	989	G177	-8602	392
894	S3	-6072	392	942	G83	-7521	261	990	G179	-8625	261
895	S2	-6095	261	943	G85	-7544	392	991	G181	-8648	392
896	S1	-6118	392	944	G87	-7567	261	992	G183	-8671	261
897	DUMMYA[17]	-6141	261	945	G89	-7590	392	993	G185	-8694	392
898	DUMMYA[18]	-6164	392	946	G91	-7613	261	994	G187	-8717	261
899	DUMMYA[19]	-6532	392	947	G93	-7636	392	995	G189	-8740	392
900	DUMMYA[20]	-6555	261	948	G95	-7659	261	996	G191	-8763	261
901	G1	-6578	392	949	G97	-7682	392	997	G193	-8786	392
902	G3	-6601	261	950	G99	-7705	261	998	G195	-8809	261
903	G5	-6624	392	951	G101	-7728	392	999	G197	-8832	392
904	G7	-6647	261	952	G103	-7751	261	1000	G199	-8855	261
905	G9	-6670	392	953	G105	-7774	392	1001	G201	-8878	392
906	G11	-6693	261	954	G107	-7797	261	1002	G203	-8901	261
907	G13	-6716	392	955	G109	-7820	392	1003	G205	-8924	392
908	G15	-6739	261	956	G111	-7843	261	1004	G207	-8947	261

2006/11/17

With respect to the information represented on this website, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

1005	G209	-8970	392	1009	G217	-9062	392	1013	PADA4	-9154	392
1006	G211	-8993	261	1010	G219	-9085	261	1014	DUMMYA[23]	-9177	261
1007	G213	-9016	392	1011	DUMMYA[21]	-9108	392	1015	PADB4	-9200	392
1008	G215	-9039	261	1012	DUMMYA[22]	-9131	261				

NOVATEK CONFIDENTIAL
 NO DISCLOSURE